

iCoupler® Isolated RS-485 Transceiver

Preliminary Technical Data


ADM2483

FEATURES

RS-485 Transceiver with Electrical Data Isolation 2500V_{RMs} for 1 min (UL 1577 Certification) Complies with ANSI TIA/EIA RS-485-A-1998 and ISO 8482:1987(E) 250kbps Data Rate **Slew Rate Limited Driver Outputs** Low power operation: 4.5mA max Suitable for 5 V or 3 V operation (VDD1) High common mode transient immunity: >25 KV/ µs Receiver open-circuit fail-safe design Glitch-free power-up/down protection Thermal shutdown protection Safety and regulatory approvals (pending) **CSA Component Acceptance Notice #5A VDE Certificate of Conformity** DIN EN 60747-5-2 (VDE 0884 Rev. 2):2003-01 DIN EN 60950 (VDE 0805):2001-12;EN 60950:2000 VIORM = 560 V PEAK Operating Temperature Range: -40° to 85°C Wide body 16-lead SOIC package

APPLICATIONS

Low Power RS-485/RS-422 Networks Isolated Interfaces Building Control Networks Multipoint Data Transmission Systems FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The ADM2483¹ differential bus transceiver is an integrated, galvanically isolated component designed for bi-directional data communication on multi-point bus transmission lines. It is designed for balanced transmission lines and complies with ANSI TIA/EIA RS-485-A and ISO 8482:1987(E). The ADM2483 employs Analog Devices' *i*Coupler technology to combine a 3-channel isolator, a 3-state differential line driver and a differential input receiver into a single package. The logic side of the device can be powered with either a 5V or a 3V supply while the bus-side is powered with a 5V supply.

The ADM2483 is slew limited to reduce reflections with improperly terminated transmission lines. The controlled slew rate limits the data rate to 250 kbps. The input impedance of the ADM2483 is 12 k Ω allowing up to 32 transceivers on the bus. The ADM2483 driver has an active-high enable. The driver differential outputs and the receiver differential inputs are connected internally to form a differential I/O port that imposes minimal loading on the bus when the driver is disabled or when V_{DD1} or V_{DD2} =0. Also provided is an active-high receive disable which causes the receive output to enter a high impedance state.

The AM2483 has current limiting and thermal shutdown features to protect against output short circuits and bus contention situations where these might cause excessive power dissipation.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.326.8703
 © 2004 Analog Devices, Inc. All rights reserved.

Rev. PrA

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

¹ Protected by U.S. patent 5,952,849. Additional patents are pending.

TABLE OF CONTENTS

3	SPECIFICATIONS
	ELECTRICAL SPECIFICATIONS
	PACKAGE CHARACTERISTICS
	REGULATORY INFORMATION Error! Book
	defined.
	INSULATION AND SAFETY-RELATED
5	SPECIFICATIONS
6	VDE 0884 INSULATION CHARACTERISTICS
7	RECOMMENDED OPERATING CONDITION
7	ABSOLUTE MAXIMUM RATINGS
7	ESD Caution
	TRUTH TABLES
8	PIN CONFIGURATION

Test Circuits	9
Switching Characteristics	10
Application Information	11
Power-Up/power-Down Characteristics	11
Thermal Shutdown	12
Receiver Open-Circuit Fail-Safe	12
Magnetic Field Immunity	12
outline dimensions	13
ORDERING GUIDE	13

SPECIFICATIONS

ELECTRICAL SPECIFICATIONS

Table 1. All voltages are relative to their respective ground; $2.7 \le V_{DD1} \le 5.5 \text{ V}$, $4.75 \text{ V} \le V_{DD2} \le 5.25 \text{ V}$. All min/max specifications apply over the entire recommended operation range unless otherwise noted. All typical specifications are at $T_A = 25^{\circ}$ C, $V_{DD1} = V_{DD2} = 5.0 \text{ V}$ unless otherwise noted.

Parameter	Symbol	Min.	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Supply Currents:						
Supply Current, Logic Side, 5V Operation	I _{DD1}			2.5	mA	4.5V ••V _{DD1} ••5.5V, outputs unloaded, receiver enabled
Supply Current, Logic Side, 3V Operation	I _{DD1}			1.3	mA	2.7V ••V _{DD1} ••3.3V, outputs unloaded, receiver enabled
Supply Current, Bus Side						
Driver Enabled	I _{DD2}			2.0	mA	$V_{DE} = 0$, outputs unloaded, $V_{DE} = 5V$
Driver Disabled	I _{DD0}			1.7	mA	$V_{DE} = 0$, outputs unloaded, $V_{DE} = 0$
Transmit Data Input Current	I _{TXD}	-10	0.01	10	•A	$V_{RxD} = V_{DD1} \text{ or } 0$
Driver Enable Input Current	I _{DE}	-10	0.01	10	•A	$V_{DE} = V_{DD1}$ or 0
Receiver Enable Input Current	$I_{\overline{RE}}$	-10	0.01	10	۰A	$V_{\overline{RE}} = V_{DD1} \text{ or } 0$
Receiver Data:						
Logic High Output Voltage	VOHIRXD	V _{DD1} - 0.1	V _{DD1}		v	$I_{ORXD} = -20 \cdot A, V_{A} - V_{B} = 0.2V$
		V _{DD1} - 0.4	V _{DD1} -0.2		v	$I_{ORXD} = -4 \text{ mA}, V_{A}-V_{B} = 0.2 \text{ V}$
Logic Low Output Voltage	Volrxd		0.0	0.1	v	$I_{ORXD} = 20 \cdot A, V_A - V_B = -0.2V$
			0.2	0.4	v	$I_{ORXD} = 4 \text{ mA}, V_{A}-V_{B} = -0.2 \text{V}$
Driver Enable:						
Logic High Output Voltage, Bus Enable	VOHDE	V _{DD2} -0.1	V_{DD2}		v	I _{ODE} = -20 •A
		V _{DD2} -0.3	V _{DD2} -0.1		v	$I_{ODE} = -1.6 \text{ mA}$
		V _{DD2} -0.4	V _{DD2} -0.2		v	$I_{ODE} = -4 \text{ mA}$
Logic Low Output Voltage, Bus Enable	VOLDE		0.0	0.1	v	$I_{ODE} = 20 \cdot A$
			0.1	0.3	v	$I_{ODE} = 1.6 \text{ mA}$
			0.2	0.4	v	$I_{ODE} = 4 \text{ mA}$
Receiver Enable:						
Logic High Output Voltage, Receive Enable	$V_{OH\overline{RE}}$	V _{DD2} -0.1	V _{DD2}		v	$I_{O\overline{RE}} = -20 \cdot A$
		V _{DD2} -0.3	V _{DD2} -0.1		V	$I_{ORE} = -1.6 \text{ mA}$
		V _{DD2} -0.4	V _{DD2} -0.2		V	$I_{O\overline{RE}} = -4 \text{ mA}$
Logic Low Output Voltage, Receive Enable	$V_{OL\overline{RE}}$		0.0	0.1	V	$I_{\overline{ORE}} = 20 \cdot A$
			0.1	0.3	v	$I_{O\overline{RE}} = 1.6 \text{ mA}$

ADM2483

			0.2	0.4	V	$I_{ORE} = 4 \text{ mA}$
Driver Outputs:						
Differential Output Voltage, Unloaded	Vod1			5.0	v	$R_L = \infty$, Fig. 2
Differential Output Voltage, Loaded	Vod2	2.0		5.0	v	V_{OC} = 5V, R_L = 100 Ω , Fig. 2
	Vod3	1.5		5.0	v	$R_L = 54 \Omega$, Fig. 2
	Vod4	1.5		5.0	V	$\label{eq:VDD1} \begin{array}{l} -7V \leq V_{test1} \leq 12V, \\ V_{DD1} \geq 4.75V, \mbox{ Fig. 3} \end{array}$
Change in Differential Output Voltage Magnitude for Complementary Output States	$\Delta V_{OD} $			0.2	v	R_L = 54 Ω or 100 $\Omega,$ Fig. 2
Common Mode Output Voltage	Voc			3.0	V	$R_{\text{L}}=54~\Omega$ or 100 $\Omega,$ Fig. 2
Change in Common Mode Output Voltage Magnitude for Complementary Output States	Δ V _{oc}			0.2	V	R_{L} = 54 Ω or 100 $\Omega,$ Fig. 2
Short Circuit Output Current	los			250	mA	
Receiver Inputs:						
Differential Input Threshold Voltage	VTH	-0.2		0.2	v	
Input Voltage Hysteresis	V _{HYS}		70		mV	$V_{OC} = 0V$
Input Current (A, B)	h			1.0	mA	$V_{OC} = 12V$
		-0.8			mA	$V_{OC} = -7V$
Line Input Resistance	R _{IN}	12			kΩ	
AC SPECIFICATIONS						
Transmit Data/Driver Outputs:						
Propagation Delay ²	t _{talh} , t _{tahl} , t _{tblh} , t _{tbhl}	250		2000	ns	$R_L{=}54~\Omega,$ $C_{L1}{=}C_{L2}{=}100~pF,$ Figs. 4 and 8
Driver Skew, t _{mlh} = t _{talh} -t _{tblh} , t _{mhl} = t _{tahl} - t _{tbhl}	t _{MLH} , t _{MHL}		100	800	ns	$R_L \!\!=\!\!54\Omega,C_{L1} \!\!=\!\!C_{L2} \!\!=\!\!100$ pF, Figs. 4 and 8
Differential Output Rise/Fall Time ⁶	t _R , t _F	250		2000	ns	$R_L\!\!=\!\!54\Omega,C_{L1}\!\!=\!\!C_{L2}\!\!=\!\!100$ pF, Figs. 4 and 8
Driver Enable Time, High Impedance Low/High ⁶	tazl, tbzl, tazh, tbzh	250		2000	ns	$V_{TXD} = V_{DD1}$ or 0, $R_L = 500 \Omega$, $C_{L1} = 100 \text{ pF}$, Figs. 5 and 9
Driver Disable Time, Low/High to High Impedance ⁶	t _{ALZ} , t _{BLZ} , t _{AHZ} , t _{BHZ}	300		3000	ns	$V_{TXD} = V_{DD1}$ or 0, R_L =500 Ω , C_{L1} = 15 pF, Figs. 5 and 9
Receive Data/Receiver Inputs:						
Propagation Delay ²	tralh, trahl, trblh, trbhl	250		2000	ns	C_L = 15pF, Figs. 6 and 10
Receiver Skew, t _{mrlh} = t _{ralh} -t _{rblh} , t _{mrhl} t _{rahl} - t _{rbhl}	t _{MRLH} , t _{MRHL}		200			
Receive Enable/Disable Time	t _{RE}			10	ns	C∟= 15pF, Figs. 6
Common Mode Transient Immunity ³	СМ	25			KV/µs	$V_{TXD} = V_{DD}$ or 0, $V_{CM} = 1000V$, transient magnitude = 800V
			•			

NOTES:

¹ All voltages are relative to their respective ground.

² t_{RALH} and t_{RBLH} propagation delays are measured from the 50% level of the falling edge of the DE signal to the 50% level of the falling edge of the DE signal. t_{DELH} propagation delay is measured from the 50% level of the rising edge of the DE signal.

 3 CM is the maximum common mode voltage slew rate that can be sustained while maintaining specification-compliant operation. V_{CM} is the common mode potential difference between the logic and bus sides. The transient magnitude is the range over which the common mode is slewed. The common mode voltage slew rates apply to both rising and falling common mode voltage edges.

PACKAGE CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Resistance (Input-Output) ¹	R _{I-O}		10 ¹²		•	
Capacitance (Input-Output) ¹	CI-O		3		pF	f = 1 MHz
Input Capacitance	CI		4		pF	
Input IC Junction-to-Case Thermal Resistance	θιοι		33		°Č/W	
Output IC Junction-to-Case Thermal Resistance	οοιθ		28		°C/W	
Package Power Dissipation	P _{PD}			600	mW	

NOTE:

¹ Device considered a two-terminal device: pins 1, 2, 3,4,5,6,7, and 8 shorted together and pins 9,10,11,12,13,14,15, and 16 shorted together.

REGULATORY INFORMATION

The ADM2483 will be approved by the following organizations upon product release:

\mathbf{UL}^{1}	CSA	
To be recognized under 1577 component recognition program	To be approved under CSA Component Acceptance Notice #5A	To be approved according to: DIN EN 60747-5-2 (VDE 0884 Rev. 2):2002-04 DIN EN 60950 (VDE 0805):2001-12;EN 60950:2000

NOTES:

¹ In accordance with UL1577, each ADM2483 is proof tested by applying an insulation test voltage ≥3000 Vrms for 1 second

(current leakage detection limit = $5 \mu A$)

² In accordance with VDE 0884, each ADM2483 is proof tested by applying an insulation test voltage $\geq 1050 \text{ V}_{\text{PEAK}}$ for 1 second (partial discharge detection limit = 5 pC).

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 2.

Parameter	Symbol	Value	Unit	Conditions
Rated dielectric insulation voltage		2500	V _{RMS}	1-minute duration.
Minimum external air gap (clearance)	L(I01)	7.40 min.	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum external tracking (creepage)	L(102)	8.51 min.	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum internal gap (internal clearance)		0.02 min.	mm	Insulation distance through insulation.
Tracking resistance (comparative tracking index)	СТІ	>175	Volts	DIN IEC 112/VDE 0303 Part 1
Isolation group		Illa		Material Group (DIN VDE 0110,1/89,Table 1)

VDE 0884 INSULATION CHARACTERISTICS

Table 3. This isolator is suitable for "safe electrical isolation" only within the safety limit data. Maintenance of the safety date shall be ensured by means of protective circuits.

"*" marking on packages denotes VDE 0884 approval for 560 VPEAK working voltage.

Description	Symbol	Characteristic	Unit
Installation classification per DIN VDE 0110, for rated mains voltage			
≤ 150 Vrms		I to IV	
≤ 300 Vrms		l to III	
\leq 400 Vrms		l to ll	
Climatic classification		40/85/21	
Pollution degree (DIN VDE 0110, Table 1)		2	
Maximum working insulation voltage	VIORM	400	VPEAK
Input to output test voltage, Method b1	V _{PR}	1050	VPEAK
$V_{IORM} \times 1.875 = V_{PR}$, 100% production test,			
t_m = 1sec, partial discharge < 5 pC			
Input to output test voltage, Method a			
(After environmental tests Subgroup 1)			
$V_{IORM} \times 1.6 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC		896	Vpeak
(After input and/or safety test Subgroup 2/3)			
$V_{IORM} x 1.2 = V_{PR} t_m = 60$ sec, partial discharge < 5 pC	V _{PR}	672	Vpeak
Highest allowable over-voltage			
(Transient over-voltage, t _{TR} =10 sec)	Vtr	4000	VPEAK
Safety-limiting values (maximum value allowed in the event of a failure. See thermal derating curve, Figure 1)			
Case temperature	TS		°C
Input current	Is, input		mA
Output current	I _{S,OUTPUT}		mA
Insulation resistance at Ts, $V_{IO} = 500 \text{ V}$	Rs	>109	Ω




Figure 2. Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per VDE 0884.

Table 4.All voltages are relative to their respective ground.

Parameter	Symbol	Min.	Max.	Unit
Operating temperature	T _A	-40	85	°C
Supply voltages	V _{DD1}	2.7	5.5	V
	V _{DD1}	4.5	5.5	V
Input bus voltage (separately or common mode)	V _{IB}	-7	12	V
Differential input bus magnitude	V _{ID}		12	V
Logic high input voltages, 5 V operation1	$V_{T\times DH}$, V_{RTSH} , $V_{\overline{REH}}$	0.7 V _{DD1}	V _{DD1}	V
Logic low input voltages, 5 V operation1	V _{T×DL} , V _{RTSL} , V _{REL}	0.0	0.3 V _{DD1}	V
Logic high input voltages, 3 V operation1	$V_{T \times DH}, V_{RTSH}, V_{REH}$	0.7 V _{DD1}	V _{DD1}	V
Logic low input voltage, 3 V operation1		0.0	0.25 VDD1	v
Input signal rise and fall times			1.0	ms
Data rate (NRZ)	r _{віт}	0	250	kBd

ABSOLUTE MAXIMUM RATINGS

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only. Functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Absolute maximum ratings apply individually only, not in combination.

Table 5. Ambient temperature = 25 °C unless otherwise noted. All voltages are relative to their respective ground.

Parameter	Symbol	Min.	Max.	Unit
Storage temperature	Ts	-55	150	°C
Ambient operating temperature	T _A	-40	100	°C
Supply voltages	V _{DD1} ,V _{DD2}	-0.5	6.5	V
Logic input voltages	V _{TxD} , V _{RTS} , V _{RE}	-0.5	V _{DD1} + 0.5	V
Bus terminal voltages	А, В	-9	14	V
Logic output voltages	R×D, DE	-0.5	V _{DDO} + 0.5	V
Average output current, per pin	lo	-35	35	mA
ESD (human body model)		-2.0	2.0	KV
Thermal impedance	ΟıC		TBD	°C/W
	Θ _{JA}		<mark>105</mark>	°C/W
Lead solder temperature (hand soldering) Heating at lead tip 275°C $\pm 10^\circ$ for 20 seconds				
Solder reflow temperature profile JEDEC Standard 20A				

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



ADM2483

TRUTH TABLES

The truth tables in this section use these abbreviations:

Letter	Description
Н	High level
L	Low level
Х	Irrelevant
Z	High impedance (off)
NC	Disconnected

See the Power Up/Power-Down Characteristics section for additional information.


Table 6.Transmitting

	INPUTS		OUTP	UTS
SUPPLIES	DE	T×D	Α	В
V _{DD1} and V _{DD2} On	Н	Н	Н	L
V_{DD1} and V_{DD2} On	Н	L	L	Н
V_{DD1} and V_{DD2} On	L	Х	Z	Z
V _{DD1} and/or V _{DD2} Off	Х	Х	Z	Z

Table 7. Receiving

	INPU	JTS	OUTPUT	
SUPPLIES	A-B	RE	R×D	
VDD1 and VDD2 On	> 0.2V	L or NC	Н	
VDD1 and VDD2 On	< -0.2V	L or NC	L	
VDD1 and VDD2 On	-0.2 <a- B< 0.2</a- 	L or NC	Indeterminate	
VDD1 and VDD2 On	Inputs Open	L or NC	Н	
VDD1 and VDD2 On	Х	Н	Z	
VDD1 and/or VDD2 Off	Х	L or NC	Н	

PIN CONFIGURATION



NOTE *PINS 2 AND 8 ARE INTERNALLY CONNECTED. EITHER OR BOTH MAY BE USED FOR GND1. PINS 9 AND 15 ARE INTERNALLY CONNECTED. EITHER OR BOTH MAY BE USED FOR GND₂.

04604-0-003

Figure 3.

Table 8.Pin Function Description

Pin(s)	Mnemonic	Function		
1	V _{DD1}	Power supply, logic side		
2, 8	GND1	Ground, logic side		
3	$R \times D$	Receiver output.		
4	RE	Receiver enable		
5	DE	Request to send		
6	TxD	Transmit data		
9, 15	GND2	Ground, bus side		
12	А	Noninverting receiver input/driver output		
13	В	Inverting receiver input/driver output		
16	V _{DD2}	Power supply, bus side		

TEST CIRCUITS




Figure 4. Driver Voltage Measurement Test Circuit




Figure 5. Driver Voltage Measurement Test Circuit




Figure 6. Driver Propagation Delay Test Circuit




Figure 7. Driver Enable Test Circuit




Figure 8. Receiver Propagation Delay Test Circuit

SWITCHING CHARACTERISTICS




Figure 9. Driver Propagation Delay, Rise/Fall Timing




Figure 10 Driver Enable/Disable Timing





Figure 11. Receiver Propagation Delay


APPLICATION INFORMATION

POWER-UP/POWER-DOWN CHARACTERISTICS

The power-up/power-down characteristics of the ADM2483 are in accordance with the supply thresholds shown in **Table 9**. Upon power-up, the ADM2483 output signals (A, B, RxD and DE) reach their correct state once both supplies have exceeded their thresholds. Upon power-down, the ADM2483 output signals retain their correct state until at least one of the supplies drops below its power down threshold. When the VDD1 power-down threshold is crossed, the ADM2483 output signals reach their unpowered states within 4 µs.

			Unpowered States			
Supply	Transition	Threshold	Α	В	RxD	DE
VDD1	Power Up	2.0V	Z	Ζ	Н	L
VDD1	Power Down	1.0V				
VDD2	Power Up	3.3V				
VDD2	Power Down	2.4V				








Figure 13. VDD2 Power Up/Down

Table 9. Power Up/Power-Down Thresholds

THERMAL SHUTDOWN

The ADM2483 contains thermal shutdown circuitry that protects the part from excessive power dissipation during fault conditions. Shorting the driver outputs to a low impedance source can result in high driver currents. The thermal sensing circuitry detects the increase in die temperature under this condition and disables the driver outputs. This circuitry is designed to disable the driver outputs when a die temperature of 150°C is reached. As the device cools, the drivers are reenabled at a temperature of 140°C.

RECEIVER OPEN-CIRCUIT FAIL-SAFE

The receiver input includes a fail-safe feature that guarantees a logic high RxD output when the A and B inputs are floating or open circuited.

MAGNETIC FIELD IMMUNITY

The ADM2483 is immune to external magnetic fields. The ADM2483's magnetic field immunity is set by the condition in which induced voltage in the transformer's receiving coil is sufficiently large to either falsely set or reset the Decoder. The analysis below defines the conditions under which this may occur. The ADM2483's 3 V operating condition is examined as it represents the most susceptible mode of operation.

The pulses at the transformer output are greater than 1.0 V in amplitude. The Decoder has sensing thresholds at about 0.5 V, therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The induced voltage induced across the receiving coil is given by V = (-d/dt) rn2; n = 1, 2, ..., N where:

- β = magnetic flux density (Gauss)
- N = number of turns in receiving coil
- r_n = radius of nth turn in receiving coil (cm)

Given the geometry of the receiving coil and an imposed requirement that the induced voltage be at most 50% of the 0.5 V margin at the Decoder, a maximum allowable magnetic field is calculated as shown in Figure 14.




Figure 14. Maximum Allowable External Magnetic Flux Density.

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 KGauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurred during a transmitted pulse (and was of the worst-case polarity) it would reduce the received pulse from > 1.0 V to 0.75 V—still well above the 0.5 V sensing threshold of the Decoder.

As a convenience to the user, the above magnetic flux density values are shown below in terms of more familiar quantities such as maximum allowable current flow at given distances away from the ADM2483 transformers.




Figure 15. Maximum Allowable Current for Various Current-to-ADM2483 Spacings.

Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

OUTLINE DIMENSIONS




Figure 16. 16-Lead Wide-Body Small Outline Package [SOIC]

(RW-16) Dimensions shown in millimeters

ORDERING GUIDE

Model	Max. Data Rate (kbps)	Temperature Range	Package Description	Package Option
ADM2483BRW	250	-40°C to +85°C	16-Lead Wide Body SOIC	

The addition of an "-RL" suffix designates a 13" (1000 units) tape and reel option.

 \circledcirc 2004 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.



www.analog.com