



GW1NSR Series of FPGA Products

Datasheet

DS861-1.6E, 03/30/2023

Copyright © 2023 Guangdong Gowin Semiconductor Corporation. All Rights Reserved.

GOWIN, LittleBee, and GOWIN are trademarks of Guangdong Gowin Semiconductor Corporation and are registered in China, the U.S. Patent and Trademark Office, and other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders. No part of this document may be reproduced or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior written consent of GOWINSEMI.

Disclaimer

GOWINSEMI assumes no liability and provides no warranty (either expressed or implied) and is not responsible for any damage incurred to your hardware, software, data, or property resulting from usage of the materials or intellectual property except as outlined in the GOWINSEMI Terms and Conditions of Sale. GOWINSEMI may make changes to this document at any time without prior notice. Anyone relying on this documentation should contact GOWINSEMI for the current documentation and errata.

Revision History

Date	Version	Description
11/15/2018	1.0E	Initial version published.
1/3/2019	1.1E	<ul style="list-style-type: none"> • The recommended working voltage list updated; • The description about PSRAM reference manual updated.
3/12/2019	1.2E	<ul style="list-style-type: none"> • The environment temperature changed to junction temperature; • Part name figures updated; • “LV” changed to “LX” and “UV” changed to “UX”.
11/13/2019	1.3E	Devices of GW1NSR-4 and GW1NSR-4C added.
02/20/2020	1.4E	<ul style="list-style-type: none"> • Ordering information improved; • Chapter structure of AC/DC Characteristic improved.
04/16/2020	1.4.1E	<ul style="list-style-type: none"> • Package Information updated; • CFU view updated.
06/28/2020	1.4.2E	The “QN48” package name of GW1NSR-2C/ GW1NSR-2 corrected as “QN48P”.
11/27/2020	1.4.3E	The Max. operating frequency of ARM Cortex-M3 updated.
07/12/2021	1.4.4E	The description of Cortex-M3 improved.
11/17/2021	1.4.5E	The I/O standards and ordering information updated.
07/21/2022	1.4.6E	<ul style="list-style-type: none"> • Recommended operating conditions updated. • The maximum value of the differential input threshold V_{THD} updated. • Note about USB 2.0 PHY added.
10/20/2022	1.5E	<ul style="list-style-type: none"> • Note about DC current limit added. • Architecture overviews of GW1NSR series of FPGA products updated. • Information on GW1NSR-2 and GW1NSR-2C deleted.
03/30/2023	1.6E	<ul style="list-style-type: none"> • Table 3-1 Output I/O Standards and Configuration Options updated. • Table 4-8 DC Electrical Characteristics over Recommended Operating Conditions updated. • Section 3.7.4 Byte-enable removed. • Description of configuration Flash added. • Table 4-1 Absolute Max. Ratings updated. • Information on Slew Rate removed. • Table 4-24 GW1NSR-4C/4 User Flash Timing Parameters updated. • Description added to 3.8 User Flash (GW1NSR-4C/4). • Description of true LVDS design modified. • Note about the default state of GPIO modified. • Table 4-3 Power Supply Ramp Rates updated. • Table 4-14 CLU Block Internal Timing Parameters updated. • The I/O logic output diagram and the I/O logic input diagram combined into Figure 3-7 I/O Logic Input and Output .

Contents

Contents	i
List of Figures	iv
List of Tables	vi
1 About This Guide	1
1.1 Purpose	1
1.2 Related Documents	1
1.3 Abbreviations and Terminology	2
1.4 Support and Feedback	3
2 General Description	4
2.1 Features	4
2.2 Product Resources	7
2.3 Package Information	8
3 Architecture	9
3.1 Architecture Overview	9
3.2 PSRAM	11
3.3 HyperRAM	12
3.4 NOR FLASH	13
3.5 Configurable Function Unit	13
3.6 IOB	15
3.6.1 I/O Buffer	16
3.6.2 True LVDS Design	21
3.6.3 I/O Logic	22
3.6.4 I/O Logic Modes	24
3.7 Block SRAM (BSRAM)	29
3.7.1 Introduction	29
3.7.2 Configuration Mode	29
3.7.3 Mixed Data Bus Width Configuration	31
3.7.4 Parity Bit	31
3.7.5 Synchronous Operation	32
3.7.6 Power up Conditions	32
3.7.7 BSRAM Operation Modes	32

3.7.8 Clock Operations	34
3.8 User Flash (GW1NSR-4C/4)	35
3.9 DSP	36
3.9.1 Introduction	36
3.9.2 Macro	36
3.9.3 DSP Operations	37
3.10 Cortex-M3	37
3.10.1 Introduction	37
3.10.2 Cortex-M3	39
3.10.3 Bus-Matrix	40
3.10.4 NVIC	40
3.10.5 Boot Loader	42
3.10.6 TimeStamp	42
3.10.7 Timer	43
3.10.8 UART	44
3.10.9 Watchdog	47
3.10.10 GPIO	48
3.10.11 Debug Access Port	51
3.10.12 Memory Mapping	52
3.10.13 Application	52
3.11 Clock	53
3.11.1 Global Clock	53
3.11.2 PLL	53
3.11.3 HCLK	54
3.12 Long Wire (LW)	55
3.13 Global Set/Reset (GSR)	55
3.14 Programming Configuration	55
3.14.1 SRAM Configuration	55
3.14.2 Flash Configuration	55
3.15 On Chip Oscillator	56
4 AC/DC Characteristic	57
4.1 Operating Conditions	57
4.1.1 Absolute Max. Ratings	57
4.1.2 Recommended Operating Conditions	57
4.1.3 Power Supply Ramp Rates	58
4.1.4 Hot Socket Specifications	58
4.1.5 POR Specifications	58
4.2 ESD	59
4.3 DC Electrical Characteristics	59

4.3.1 DC Electrical Characteristics over Recommended Operating Conditions	59
4.3.2 Static Supply Current.....	61
4.3.3 Recommended I/O Operating Conditions	61
4.3.4 IOB Single - Ended DC Electrical Characteristic	62
4.3.5 I/O Differential Electrical Characteristics	63
4.4 AC Switching Characteristic	64
4.4.1 IO Speed.....	64
4.4.2 CLU Switching Characteristics	64
4.4.3 Clock and I/O Switching Characteristics.....	64
4.4.4 Gearbox Switching Characteristics.....	65
4.4.5 BSRAM Switching Characteristics.....	65
4.4.6 DSP Switching Characteristics	65
4.4.7 On chip Oscillator Switching Characteristics	65
4.4.8 PLL Switching Characteristics	66
4.5 Cortex-M3 Electrical Specification.....	67
4.5.1 DC Characteristics.....	67
4.5.2 AC Characteristics	67
4.6 User Flash Characteristic (GW1NSR-4C/4)	68
4.6.1 DC Characteristics.....	68
4.6.2 AC Characteristics	69
4.6.3 Operation Timing Diagrams.....	70
4.7 Configuration Interface Timing Specification	71
5 Ordering Information.....	72
5.1 Part Name.....	72
5.2 Package Mark.....	74

List of Figures

Figure 3-1 GW1NSR-4 Architecture Overview	9
Figure 3-2 GW1NSR-4C Architecture Overview.....	9
Figure 3-3 CLU Structure.....	14
Figure 3-4 IOB Structure View	15
Figure 3-5 GW1NSR-4C/4 I/O Bank Distribution.....	16
Figure 3-6 True LVDS Design	21
Figure 3-7 I/O Logic Input and Output	22
Figure 3-9 IODELAY	23
Figure 3-10 Register Structure in I/O Logic	23
Figure 3-11 IEM Structure	23
Figure 3-12 I/O Logic in Basic Mode	24
Figure 3-13 I/O Logic in SDR Mode.....	25
Figure 3-14 I/O Logic in DDR Input Mode	25
Figure 3-15 I/O Logic in DDR Output Mode.....	25
Figure 3-16 I/O Logic in IDES4 Mode	26
Figure 3-17 I/O Logic in OSER4 Mode	26
Figure 3-18 I/O Logic in IVideo Mode	26
Figure 3-19 I/O Logic in OVideo Mode	26
Figure 3-20 I/O Logic in IDES8 Mode	27
Figure 3-21 I/O Logic in OSER8 Mode	27
Figure 3-22 I/O Logic in IDES10 Mode.....	27
Figure 3-23 I/O Logic in OSER10 Mode.....	27
Figure 3-24 I/O Logic in IDES16 Mode.....	28
Figure 3-25 I/O Logic in OSER16 Mode	28
Figure 3-26 Pipeline Mode in Single Port, Dual Port and Semi-Dual Port	32
Figure 3-27 Independent Clock Mode	34
Figure 3-28 Read/Write Clock Mode.....	34
Figure 3-29 Single Port Clock Mode	35
Figure 3-30 Cortex-M3 Architecture.....	39
Figure 3-31 DEMCR Register	42
Figure 3-32 Timer0/ Timer1 Structure View	43
Figure 3-33 APB UART Buffering	45

Figure 3-34 Watchdog Operation.....	47
Figure 3-35 Memory Mapping.....	52
Figure 3-36 PLL Structure.....	53
Figure 3-37 GW1NSR-4/GW1NSR-4C HCLK Distribution	55
Figure 4-1 User Flash Read Operation.....	70
Figure 4-2 User Flash Program Operation.....	70
Figure 4-3 User Flash Erase Operation.....	71
Figure 5-1 GW1NSR-4 Part Naming–ES.....	72
Figure 5-2 GW1NSR-4C Part Naming–ES	73
Figure 5-3 GW1NSR-4 Part Naming – Production	73
Figure 5-4 GW1NSR-4C Part Naming – Production	73
Figure 5-5 GW1NSR-4 Package Mark	74
Figure 5-6 GW1NSR-4C Package Mark.....	74

List of Tables

Table 1-1 Abbreviations and Terminology	2
Table 2-1 Product Resources.....	7
Table 2-2 Package Information, Max. User I/O, and LVDS Pairs	8
Table 3-1 Output I/O Standards and Configuration Options	16
Table 3-2 Input I/O Standards and Configuration Options.....	19
Table 3-3 Memory Size Configuration.....	30
Table 3-4 Dual Port Mixed Read/Write Data Width Configuration	31
Table 3-5 Semi Dual Port Mixed Read/Write Data Width Configuration.....	31
Table 3-6 Clock Operations in Different BSRAM Modes	34
Table 3-7 NVIC Interrupt Vector Table	41
Table 3-8 Timer0/Timer1 Register.....	44
Table 3-9 UART0/UART1 Register	46
Table 3-10 Watchdog Register.....	48
Table 3-11 GPIO Register	50
Table 3-12 Definition of the PLL Ports	54
Table 3-13 GW1NSR-4C/4 Oscillator Output Frequency Options	56
Table 4-1 Absolute Max. Ratings	57
Table 4-2 Recommended Operating Conditions.....	57
Table 4-3 Power Supply Ramp Rates.....	58
Table 4-4 Hot Socket Specifications	58
Table 4-5 POR Specifications	58
Table 4-6 GW1NSR ESD - HBM.....	59
Table 4-7 GW1NSR ESD – CDM.....	59
Table 4-8 DC Electrical Characteristics over Recommended Operating Conditions.....	59
Table 4-9 Static Supply Current	61
Table 4-10 Recommended I/O Operating Conditions.....	61
Table 4-11 IOB Single - Ended DC Electrical Characteristic	62
Table 4-12 I/O Differential Electrical Characteristics.....	63
Table 4-13 IO Characteristics.....	64
Table 4-14 CLU Block Internal Timing Parameters.....	64
Table 4-15 External Switching Characteristics.....	64
Table 4-16 Gearbox Internal Timing Parameters	65

Table 4-17 BSRAM Internal Timing Parameters	65
Table 4-18 DSP Internal Timing Parameters	65
Table 4-19 On chip Oscillator Output Frequency	65
Table 4-20 PLL Parameters	66
Table 4-21 Current Characteristics	67
Table 4-22 Clock Parameters	67
Table 4-23 GW1NSR-4C/4 User Flash DC Characteristic	68
Table 4-24 GW1NSR-4C/4 User Flash Timing Parameters	69

1 About This Guide

1.1 Purpose

This data sheet describes the features, product resources and structure, AC/DC characteristics, timing specifications of the configuration interface, and the ordering information of the GW1NSR series of FPGA product. It is designed to help you understand the GW1NSR series of FPGA products quickly and select and use devices appropriately.

1.2 Related Documents

The latest user guides are available on the GOWINSEMI Website. You can find the related documents at www.gowinsemi.com:

- [UG290, Gowin FPGA Products Programming and Configuration User Guide](#)
- [UG863, GW1NSR series of FPGA Products Package and Pinout](#)
- [UG864, GW1NSR-4 Pinout](#)
- [UG865, GW1NSR-4C Pinout](#)

1.3 Abbreviations and Terminology

The abbreviations and terminology used in this manual are as shown in Table 1-1 below.

Table 1-1 Abbreviations and Terminology

Abbreviations and Terminology	Full Name
AHB	Advanced High performance Bus
ALU	Arithmetic Logic Unit
APB	Advanced Peripheral Bus
ARM	Advanced RISC Machine
BSRAM	Block Static Random Access Memory
CFU	Configurable Function Unit
CLS	Configurable Logic Section
CRU	Configurable Routing Unit
DAP	Debug Access Port
DCS	Dynamic Clock Selector
DNL	Differential Nonlinearity
DP	True Dual Port 16K BSRAM
DQCE	Dynamic Quadrant Clock Enable
DWT	Data Watchpoint Trace
FPGA	Field Programmable Gate Array
GPIO	Gowin Programmable IO
INL	Integral Nonlinearity
IOB	Input/Output Block
ITM	Instrumentation Trace Macrocell
LSB	Least Significant Bit
LUT4	4-input Look-up Table
LUT5	5-input Look-up Table
LUT6	6-input Look-up Table
LUT7	7-input Look-up Table
LUT8	8-input Look-up Table
MG	MBGA
NVIC	Nested Vector Interrupt Controller
PHY	Physical Layer
PLL	Phase-locked Loop
QN	QFN
REG	Register
SAR	Successive Approximation Register
SDP	Semi Dual Port 16K BSRAM
SFDR	Spurious-free Dynamic Range

Abbreviations and Terminology	Full Name
SINAD	Signal to Noise and Distortion
SoC	System on Chip
SP	Single Port 16K BSRAM
SSRAM	Shadow Static Random Access Memory
TDM	Time Division Multiplexing
Timer	Timer
TimeStamp	TimeStamp
TPIU	Trace Port Interface Unit
UART	Universal Asynchronous Receiver/Transmitter
USB	Universal Serial Bus
Watchdog	Watchdog

1.4 Support and Feedback

Gowin Semiconductor provides customers with comprehensive technical support. If you have any questions, comments, or suggestions, please feel free to contact us directly using the information provided below.

Website: www.gowinsemi.com

E-mail: support@gowinsemi.com

2 General Description

The GW1NSR series of FPGA products are the first generation products in the LittleBee® family and represent one form of SIP chip. The main difference between the GW1NS series and the GW1NSR series is that the GW1NSR series integrates abundant PSRAM. The GW1NSR series includes GW1NSR-4C and GW1NSR-4. When the ARM Cortex-M3 hard-core processor is employed as the core of GW1NSR-4C, the needs of the Min. memory can be met. FPGA logic resources and other embedded resources can flexibly facilitate the peripheral control functions, which provide excellent calculation functions and exceptional system response interrupts. They also offer high performance, low power consumption, flexible usage, instant start-up, affordability, nonvolatile, high security, and abundant package types, among other benefits. SoC devices achieve seamless connection between programmable logic devices and embedded processors. They are compatible with multiple peripheral device standards and can, therefore, reduce costs of operation and be widely deployed in industrial control, communication, Internet of Things, servo drive, consumption fields, etc.

GOWINSEMI provides a new generation of FPGA hardware development environment through market-oriented independent research and development that supports the GW1NSR series of FPGA products and applies to FPGA synthesizing, layout, place and routing, data bitstream generation and download, etc.

2.1 Features

- Lower power consumption
 - 55nm embedded flash technology
 - Core voltage: 1.2V
 - GW1NSR-4C/4 supports LV
 - Clock dynamically turns on and off
- Integrated with HyperRAM/PSRAM
- Integrated with NOR FLASH
- Hard core processor

- Cortex-M3 32-bit ARM processor
- ARM v7-M Thumb2 instruction set architecture optimized for small-footprint embedded applications
- System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism
- Thumb compatible Thumb-2-only instruction set processor core for high code density
- GW1NSR-4C supports up to 80 MHz operating frequency
- Hardware-division and single-cycle-multiplication
- Integrated nested vectored interrupt controller (NVIC) providing deterministic interrupt handling
- 26 interrupts with eight priority levels
- Memory protection unit (MPU), providing a privileged mode for protecting operation system functionality
- Unaligned data access, enabling data to be efficiently packed into memory
- Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
- Timer0 and Timer1
- UART0 and UART1
- Watchdog
- Debug port: JTAG and TPIU
- User Flash
 - GW1NSR-4C/4 supports 256Kb storage space
 - 32-bit data width
 - 10,000 write cycles
 - Greater than 10 years Data Retention at +85 °C
- Configuration Flash
 - 10,000 write cycles
 - Greater than 10 years Data Retention at +85 °C
- Multiple I/O Standards
 - LVC MOS33/25/18/15/12; LV TTL33, SSTL33/25/18 I, SSTL33/25/18 II, SSTL15; HSTL18 I, HSTL18 II, HSTL15 I; PCI, LVDS25, RSDS, LVDS25E, BLVDSE
 - MLVDSE, LVPECLE, RSDSE
 - Input hysteresis option
 - Supports 4mA, 8mA, 16mA, 24mA, etc. drive options

- Individual Bus Keeper, Weak Pull-up, Weak Pull-down, and Open Drain option
 - Hot Socket
 - Supports MIPI interface
 - supports I3C
- Abundant Slices
 - Four input LUT (LUT4)
 - Supports shifter register
- Block SRAM with multiple modes
 - Supports Dual Port, Single Port, and Semi Dual Port
 - Supports bytes write enable
- Flexible PLLs
 - Frequency adjustment (multiply and division) and phase adjustment
 - Supports global clock
- Built-in Flash programming
 - Instant-on
 - Supports security bit operation
 - Supports AUTO BOOT and DUAL BOOT
- Configuration
 - JTAG configuration
 - Supports on-chip DUAL BOOT configuration mode
 - Multiple GowinCONFIG configuration modes: AUTOBOOT, SSPI, MSPI, CPU, SERIAL

2.2 Product Resources

Table 2-1 Product Resources

Device	GW1NSR-4	GW1NSR-4C
LUT4	4,608	4,608
Flip-Flop (FF)	3,456	3,456
Block SRAM BSRAM (bits)	180K	180K
BSRAM quantity BSRAM	10	10
18 x 18 Multiplier	16	16
User Flash (bits)	256K	256K
PSRAM (bits)	64M	64M
HyperRAM(bits)	-	64M
NOR FLASH (bits)	-	32M
PLLs+DLLs	2+2	2+2
OSC	1, $\pm 5\%$ accuracy	1, $\pm 5\%$ accuracy
Hard core processor	-	Cortex-M3
Total number of I/O banks	4	4
Max. I/O	106	106
Core voltage	1.2V	1.2V

2.3 Package Information

Table 2-3 Memory Information

Device	Package	Memory	Capacity	Bit Width
GW1NSR-4	MG64P	PSRAM	64Mb	16 bits
GW1NSR-4C	MG64P	PSRAM	64Mb	16 bits
	QN48P	HyperRAM		8 bits
	QN48G	NOR Flash	32Mb	1 bit

Table 2-2 Package Information, Max. User I/O, and LVDS Pairs

Package	Pitch(mm)	Size(mm)	GW1NSR-4	GW1NSR-4C
QN48P	0.4	6 x 6	-	39(4)
MG64P	0.5	4.2 x 4.2	55(8)	55(8)
QN48G	0.4	6 x 6	-	39(4)

Note!

- The JTAGSEL_N and JTAG pins cannot be used as I/O simultaneously. The data in this table is when the loaded four JTAG pins (TCK, TDI, TDO, and TMS) are used as I/O; When mode [2:0] = 001, JTAGSEL_N and the four JTAG pins (TCK, TDI, TDO, and TMS) can be used as GPIO simultaneously, and the Max. user I/O plus one. See [UG863, GW1NSR series of FPGA Products Package and Pinout User Guide](#) for more details.
- The package types in this data sheet are written with abbreviations. See 5.1Part Name.
- Please refer to [UG864, GW1NSR-4 Pinout](#), and [UG865, GW1NSR-4C Pinout](#)

3 Architecture

3.1 Architecture Overview

Figure 3-1 GW1NSR-4 Architecture Overview





Figure 3-2 GW1NSR-4C Architecture Overview



GW1NSR is one form of SIP chip, integrated with the GW1NS series of FPGA products and PSRAM chip. For PSRAM features and overview, see [3.2 PSRAM](#). For HyperRAM features and overview, see [3.3 HyperRAM](#). For NOR FLASH features and overview, see [3.4 NOR FLASH](#).

Except for the basic units of CFU/CLU, I/O, GW1NSR series of FPGA products include BSRAM, PLL, User Flash, on-chip oscillator, and Flash resources for downloading. GW1NSR-2C also includes Cortex-M3, See Table 2-1 for more detailed information.

Configurable Logic Unit (CLU) is the base cell for the array of the GW1NSR series of FPGA Products. Devices with different capacities have different numbers of rows and columns of CLUs.

The I/O resources in the GW1NSR series of FPGA products are arranged around the periphery of the devices in groups referred to as banks, including Bank0, Bank1, Bank2, and Bank3. The I/O resources support multiple level standards, and support basic mode, SRD mode, and generic DDR mode. For more detailed information, see [3.6 IOB](#).

The BSRAM is embedded as a row in the GW1NSR series of FPGA products. In the FPGA array, each BSRAM occupies three columns of CLU. BSRAM has two usages; however, these cannot be employed simultaneously. One is for the Cortex-M3 processor SRAM in SoC devices, which is used for memory data read/write. One BSRAM capacity is 16 Kbits, and the total capacity is 128Kbits for GW1NSR-4/4C. One is for user SRAM. One BSRAM capacity is 18 Kbits, and the total capacity is 180Kbits for GW1NSR-4/4C. It supports multiple configuration modes and operation modes. For further details, please refer to [3.7 Block SRAM \(BSRAM\)](#).

The User Flash is embedded in the GW1NSR series of FPGA products, without loss of data even if power off. The user flash in GW1NSR-4C/4 has two usages, and these cannot be used simultaneously. One is used to storage the ARM programs of Cortex-M3 processor. In this way, the User Flash can only be read and cannot be written. One is used as the non-volatile memory resource. See [3.8 User Flash \(GW1NSR-4C/4\)](#) for more detailed information.

The DSP is embedded in the GW1NSR series of FPGA products. DSP blocks are embedded as a row in the FPGA array. Each DSP occupies nine CLU columns. Each DSP block contains two Macros, and each Macro contains two pre-adders, two multipliers with 18 by 18 inputs, and a three input ALU54. For more detailed information, see [3.9 DSP](#).

GW1NSR series of FPGA products provide one PLL. PLL blocks provide the ability to synthesize clock frequencies. Frequency adjustment (multiply and division), phase adjustment, and duty cycle can be adjusted using the configuration of parameters. There is an internal programmable on-chip oscillator in each of the GW1NSR series of the FPGA product. The on-chip oscillator supports the clock frequencies ranging from 2.5 MHz to 120MHz, providing the clock resource for the MSPI mode. It also provides clock resource for user designs with the clock precision reaching $\pm 5\%$. For more detailed information, see [3.11 Clock](#).

The Flash resources embedded in the GW1NSR series of FPGA products are used for built-in Flash programming, support instant start and security bit operation, and support AUTO BOOT and DUAL BOOT programming modes. For more detailed information, see [4.7 Configuration Interface Timing Specification](#).

The Cortex-M3 hard-core processor supports 30 MHz program loading when the system starts up and supports higher speed data/instructions transmission. The AHB expansion bus facilitates communication with external storage devices. The APB bus also facilitates communication with external devices, such as UART. GPIO interfaces are convenient for communicating with the external interfaces. FPGA can be programmed to realize controller functions across different interfaces / standards, such as SPI, I²C, I3C, etc. For more detailed information, see [3.10 Cortex-M3](#).

FPGA provides abundant CRUs, connecting all the resources in FPGA. For example, routing resources distributed in CLU and IOB connect resources in CLU and IOB. Routing resources can automatically be generated by Gowin software. In addition, the GW1NSR series of FPGA Products also provide abundant GCLKs, long wires (LW), global set/reset (GSR), and programming options, etc. For more detailed information, see [3.11 Clock](#), [3.12 Long Wire \(LW\)](#) and [3.13 Global Set/Reset \(GSR\)](#).

3.2 PSRAM

Features

- Clock frequency: 166MHz, the maximum frequency can be DDR332.
- Double Data Rate (DDR)
- Data Width: 8 bits
- Read Write Data Strobe (RWDS)
- Temperature Compensated Refresh
- Partial Array Self Refresh (PASR)
- Hybrid Sleep Mode
- Deep power-down (DPD)
- Drive Strength: 35 ohms, 50 ohms, 100 ohms and 200 ohms
- Legacy wrap burst access
- 16/32/64/128 bytes burst access
- Status/Control Registers
- 1.8V power supply¹

Note!

[1] For the more detailed information about power supply, please refer to Table 4-2 Recommended Operating Conditions.

The supply voltage for the PSRAM interface is 1.8V; the BANK voltage that connects to the PSRAM needs to be 1.8V. For more details, please refer to [Table 4-2 Recommended Operating Conditions](#).

The IP Core Generator in Gowin software supports both the embedded and external PSRAM controller IP. This controller IP can be used for the PSRAM power-up, initialization, read calibration, etc., by following the controller read/write timing. For the further detailed information, please refer to [IPUG525, Gowin PSRAM Memory Interface IP](#)

[User Guide](#).

3.3 HyperRAM

Features

- Maximum clock rate: 200MHz
- Double-Data Rate (DDR)
- Clock: Supports Single-ended clock and differential clock
- Supports chip select
- Data width: 8 bits
- Supports hardware reset
- Read-Write Data Strobe (RWDS)
 - Bidirectional Data Strobe / Mask
 - Output at the start of all transactions to indicate refresh latency
 - Output during read transactions as Read Data Strobe
 - Input during write transactions as Write Data Mask
- Die Stack Address
- Performance and Power
 - Configurable output drive strength
 - Power saving modes: Hybrid Sleep Mode and Deep Power Down
- Configurable Burst characteristics
 - Linear burst
 - Wrapped burst lengths: 16 bytes, 32 bytes, 64 bytes, and 128 bytes
 - Hybrid burst: one wrapped burst followed by linear burst
- Array Refresh Modes: Full Array Refresh and Partial Array Refresh
- Power supply voltage: 1.7V~2.0V
For the HyperRAM power supply voltage, please refer to [UG865, GW1NSR-4C Pinout](#)

The IP Core Generator in Gowin YunYuan software supports both the embedded and external HyperRAM controller IP. This controller IP can be used for the HyperRAM power-up, initialization, read calibration, etc., by following the controller read/write timing. For the further detailed information, please refer to [IPUG944, Gowin HyperRAM Memory Interface IP User Guide](#).

3.4 NOR FLASH

The SoC with the package suffix of "G", such as QN48G, is embedded with NOR FLASH.

Features

- 32Mb of storage, 256 bytes per page;
- Supports SPI;
- Clock frequency: 120MHz;
- Continuous read with 8/16/32/64 bytes wrap;
- Software/Hardware Write Protection
 - All/Partial write protection via software setting
 - Top/Bottom Block protection
- Minimum 100,000 Program/Erase cycles;
- Fast program/ Erase Speed
 - Page program time: 0.7ms;
 - Sector erase time: 90ms;
 - Block erase time: 0.45s;
 - Chip erase time: 20s
- Flexible Architecture
 - Sector: 4K byte
 - Block: 32/64K byte
 - Erase/Program Suspend/Resume
- Low power
 - Stand-by current: 35uA;
 - Power down current: 0.2uA;
- Security Features
 - 128 bits unique ID for each device;
 - 3x1024Byte security registers with OTP Lock
- Data retention: 20 years

Gowin has designed a SPI Nor Flash Interface IP that provides a common command interface for you to interconnect with the SPI Nor Flash chip to fulfill their memory access needs. For further detailed information, please refer to [IPUG945, Gowin SPI Nor Flash Interface IP User Guide](#).

3.5 Configurable Function Unit


The configurable function unit and the configurable logic unit are two basic units for FPGA core of GOWINSEMI. As shown in Figure 3-3, each unit consists of four configurable logic sections and its configurable routing

unit. Each of the three configurable logic sections contains two 4-input LUTs and two registers, and the other one only contains two 4-input LUTs.

Configurable logical sections in CLU cannot be configured as SRAM, but as basic logic, ALU, and ROM. The configurable logic sections in the CFU can be configured as basic logic, ALU, SRAM, and ROM depending on the applications.

For further more information about CFU/CLU, please refer to [UG288, Gowin Configurable Function Unit \(CFU\) User Guide](#).

Figure 3-3 CLU Structure




Note!

SREG needs special patch supporting. Please contact Gowin technical support or local Office for this patch.

3.6 IOB

The IOB in the GW1NSR series of FPGA products includes IO buffer, IO logic, and its routing unit. As shown in Figure 3-4, each IOB connects to two pins (Marked A and B). They can be used as a differential pair or as two single-end input/output.

Figure 3-4 IOB Structure View




IOB Features:

- V_{CCIO} supplied with each bank
- Supports multiple levels of LVCMOS, PCI, LVTTTL, LVDS, SSTL, and HSTL; The BANK3 of GW1NSR-4C/4 only supports Single Port LVCMOS input/output and LVDS25E differential output.
- Input hysteresis option
- Output drive strength option
- Individual Bus Keeper, Weak Pull-up, Weak Pull-down, and Open Drain option
- Supports hot socket, excluding the BANK3 of GW1NSR-4C/4;
- IO logic supports basic mode, SRD mode, and generic DDR mode
- The BANK0/BANK1 of GW1NSR-4C/4 supports MIPI input
- The BANK2 of GW1NSR-4C/4 supports MIPI output
- The BANK0/BANK1/BANK2 of GW1NSR-4C/4 supports I3C

3.6.1 I/O Buffer

There are four IO Banks in the GW1NSR series of FPGA products, as shown in Figure 3-5. To support SSTL, HSTL, etc., each bank also provides one independent voltage source (V_{REF}) as referenced voltage. The user can choose from the internal reference voltage of the bank ($0.5 \times V_{CCIO}$) or the external reference voltage using any IO from the bank.

Figure 3-5 GW1NSR-4C/4 I/O Bank Distribution



GW1NSR-4C/4 supports LV.

The core voltage of the GW1NSR series of FPGA products is 1.2V;

LV has no linear voltage regulator, and V_{CCX} supports 1.8V, 2.5V, or 3.3V. The I/O Bank voltage V_{CCIO} can be set as 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V according to requirements.

Note!

- V_{CCIO0}/V_{CCIO1} needs to be set as 1.2V when BANK0/BANK1 of GW1NSR-4C/4 is used as MIPI input; V_{CCIO2} needs to be set as 1.2V when BANK2 is used as MIPI output, and when V_{CCX} is set as 1.8V, the MIPI speed can only reach 60% of that when V_{CCX} is set as 2.5V/3.3V.
- During configuration, all GPIOs of the device are internally weak pull-up. After the configuration is complete, the I/O state is controlled by user programs and constraints. The state of configuration-related I/Os varies depending on the configuration mode.

For the V_{CCIO} requirements of different I/O standards, see Table 3-1 and Table 3-2.

Table 3-1 Output I/O Standards and Configuration Options

I/O output standard	Single-ended/Differential	Bank V_{CCIO} (V)	Drive Strength (mA)	Typical Application
LVC MOS33/ LV TTL33	Single-ended	3.3	4,8,12,16,24	Universal interface
LVC MOS25	Single-ended	2.5	4,8,12,16	Universal interface
LVC MOS18	Single-ended	1.8	4,8,12	Universal interface
LVC MOS15	Single-ended	1.5	4,8	Universal interface

I/O output standard	Single-ended/Differential	Bank V_{CCIO} (V)	Drive Strength (mA)	Typical Application
LVC MOS12	Single-ended	1.2	4,8	Universal interface
SSTL25_I	Single-ended	2.5	8	Memory interface
SSTL25_II	Single-ended	2.5	8	Memory interface
SSTL33_I	Single-ended	3.3	8	Memory interface
SSTL33_II	Single-ended	3.3	8	Memory interface
SSTL18_I	Single-ended	1.8	8	Memory interface
SSTL18_II	Single-ended	1.8	8	Memory interface
SSTL15	Single-ended	1.5	8	Memory interface
HSTL18_I	Single-ended	1.8	8	Memory interface
HSTL18_II	Single-ended	1.8	8	Memory interface
HSTL15_I	Single-ended	1.5	8	Memory interface
PCI33	Single-ended	3.3	8/4	PC and embedded system
LVPECL33E	Differential	3.3	16	High-speed data transmission
MVLDS25E	Differential	2.5	16	LCD timing driver interface and column driver interface
BLVDS25E	Differential	2.5	16	Multi-point high-speed data transmission
RSDS25E	Differential	2.5	8	High-speed point-to-point data transmission
LVDS25E	Differential	2.5	8	High-speed point-to-point data transmission
MIPI	Differential (MIPI)	1.2	N/A	Mobile Industry Processor Interface
LVDS25	Differential (True LVDS)	2.5/3.3	N/A	High-speed point-to-point

I/O output standard	Single-ended/Differential	Bank V _{CCIO} (V)	Drive Strength (mA)	Typical Application
				data transmission
RSDS	Differential (True LVDS)	2.5/3.3	N/A	High-speed point-to-point data transmission
MINILVDS	Differential (True LVDS)	2.5/3.3	N/A	LCD timing driver interface and column driver interface
PPLVDS	Differential (True LVDS)	2.5/3.3	N/A	LCD row/column driver
SSTL15D	Differential	1.5	8	Memory interface
SSTL25D_I	Differential	2.5	8	Memory interface
SSTL25D_II	Differential	2.5	8	Memory interface
SSTL33D_I	Differential	3.3	8	Memory interface
SSTL33D_II	Differential	3.3	8	Memory interface
SSTL18D_I	Differential	1.8	8	Memory interface
SSTL18D_II	Differential	1.8	8	Memory interface
HSTL18D_I	Differential	1.8	8	Memory interface
HSTL18D_II	Differential	1.8	8	Memory interface
HSTL15D_I	Differential	1.5	8	Memory interface
LVC MOS12D	Differential	1.2	4,8	Universal interface
LVC MOS15D	Differential	1.5	4,8	Universal interface
LVC MOS18D	Differential	1.8	4,8,12	Universal interface
LVC MOS25D	Differential	2.5	4,8,12,16	Universal interface
LVC MOS33D	Differential	3.3	4,8,12,16,24	Universal interface

Table 3-2 Input I/O Standards and Configuration Options

I/O Input Standard	Single-ended/ Differential	Bank V _{CCIO} (V)	Hysteresis	Need V _{REF}
LVC MOS33/ LV TTL33	Single-ended	1.2/1.5/1.8/2.5/3.3	Yes	No
LVC MOS25	Single-ended	1.2/1.5/1.8/2.5/3.3	Yes	No
LVC MOS18	Single-ended	1.2/1.5/1.8/2.5/3.3	Yes	No
LVC MOS15	Single-ended	1.2/1.5/1.8/2.5/3.3	Yes	No
LVC MOS12	Single-ended	1.2/1.5/1.8/2.5/3.3	Yes	No
SSTL15	Single-ended	1.5/1.8/2.5/3.3	No	Yes
SSTL25_I	Single-ended	2.5/3.3	No	Yes
SSTL25_II	Single-ended	2.5/3.3	No	Yes
SSTL33_I	Single-ended	3.3	No	Yes
SSTL33_II	Single-ended	3.3	No	Yes
SSTL18_I	Single-ended	1.8/2.5/3.3	No	Yes
SSTL18_II	Single-ended	1.8/2.5/3.3	No	Yes
HSTL18_I	Single-ended	1.8/2.5/3.3	No	Yes
HSTL18_II	Single-ended	1.8/2.5/3.3	No	Yes
HSTL15_I	Single-ended	1.5/1.8/2.5/3.3	No	Yes
LVC MOS33OD25	Single-ended	2.5	No	No
LVC MOS33OD18	Single-ended	1.8	No	No
LVC MOS33OD15	Single-ended	1.5	No	No
LVC MOS25OD18	Single-ended	1.8	No	No
LVC MOS25OD15	Single-ended	1.5	No	No
LVC MOS18OD15	Single-ended	1.5	No	No
LVC MOS15OD12	Single-ended	1.2	No	No
LVC MOS25UD33	Single-ended	3.3	No	No
LVC MOS18UD25	Single-ended	2.5	No	No
LVC MOS18UD33	Single-ended	3.3	No	No
LVC MOS15UD18	Single-ended	1.8	No	No
LVC MOS15UD25	Single-ended	2.5	No	No
LVC MOS15UD33	Single-ended	3.3	No	No
LVC MOS12UD15	Single-ended	1.5	No	No
LVC MOS12UD18	Single-ended	1.8	No	No
LVC MOS12UD25	Single-ended	2.5	No	No
LVC MOS12UD33	Single-ended	3.3	No	No
PCI33	Single-ended	3.3	Yes	No
VREF1_DRIVER	Single-ended (Vref Input)	1.2/1.5/1.8/2.5/3.3	No	Yes
MIPI	Differential (MIPI)	1.2	No	No
LVDS25	Differential	2.5/3.3	No	No
RSDS	Differential	2.5/3.3	No	No

I/O Input Standard	Single-ended/ Differential	Bank V _{CCIO} (V)	Hysteresis	Need V _{REF}
MINILVDS	Differential	2.5/3.3	No	No
PPLVDS	Differential	2.5/3.3	No	No
LVDS25E	Differential	2.5/3.3	No	No
MLVDS25E	Differential	2.5/3.3	No	No
BLVDS25E	Differential	2.5/3.3	No	No
RSDS25E	Differential	2.5/3.3	No	No
LVPECL33E	Differential	3.3	No	No
SSTL15D	Differential	1.5/1.8/2.5/3.3	No	No
SSTL25D_I	Differential	2.5/3.3	No	No
SSTL25D_II	Differential	2.5/3.3	No	No
SSTL33D_I	Differential	3.3	No	No
SSTL33D_II	Differential	3.3	No	No
SSTL18D_I	Differential	1.8/2.5/3.3	No	No
SSTL18D_II	Differential	1.8/2.5/3.3	No	No
HSTL18D_I	Differential	1.8/2.5/3.3	No	No
HSTL18D_II	Differential	1.8/2.5/3.3	No	No
HSTL15D_I	Differential	1.5/1.8/2.5/3.3	No	No
LVC MOS12D	Differential	1.2/1.5/1.8/2.5/3.3	No	No
LVC MOS15D	Differential	1.5/1.8/2.5/3.3	No	No
LVC MOS18D	Differential	1.8/2.5/3.3	No	No
LVC MOS25D	Differential	2.5/3.3	No	No
LVC MOS33D	Differential	3.3	No	No


3.6.2 True LVDS Design

Bank2 in the GW1NSR-4C/4 device supports true LVDS output. I/Os support LVDS25E, MLVDS25E, BLVDS25E, etc.

For more detailed information about true LVDS, please refer to [UG864, GW1NSR-4 Pinout](#), and [UG865, GW1NSR-4C Pinout](#).

True LVDS input I/O needs a 100Ω termination resistor. See Figure 3-6 for the true LVDS design. Bank 0/1 of the GW1NSR-4C/4 device support a programmable on-chip 100Ω input differential termination resistor, see [UG289, Gowin Programmable IO User Guide](#).

Figure 3-6 True LVDS Design



For more information about termination for LVDS25E, MLVDS25E, and BLVDS25E, please refer to [UG289, Gowin Programmable IO User Guide](#).

3.6.3 I/O Logic

Figure 3-7 shows the I/O logic input and output of the GW1NSR series of FPGA products.

Figure 3-7 I/O Logic Input and Output




Table 3-1 Port Description

Ports	I/O	Description
CJ ^[1]	Input	GCLK input signal. For the number of GCLK input signals, please refer to UG864, GW1NSR-4 Pinout , and UG865, GW1NSR-4C Pinout .
DI	Input	IO port low-speed input signal, entering into Fabric directly.
Q	Output	IREG output signal in SDR module.
Q0-Q _{n-1}	Output	IDES output signal in DDR module.

Note!

When CI is used as GCLK input, DI, Q, and Q0-Q_{n-1} cannot be used as I/O input and output.


A description of the I/O logic modules of the GW1NSR series of FPGA products is presented below:

IODELAY

See Figure 3-8 for an overview of the IODELAY. Each I/O of the

GW1NSR series of FPGA products has an IODELAY cell. A total of 128(0~127) step delay is provided, with one-step delay time of about 30ps.

Figure 3-8 IODELAY




There are two ways to control the delay cell:

- Static control:
- Dynamic control: usually used to sample delay window together with IEM. The IODELAY cannot be used for both input and output at the same time

I/O Register

See Figure Figure 3-9 for the I/O register in the GW1NSR series of FPGA products. Each I/O provides one input register (IREG), one output register (OREG), and a tristate Register (TRIREG).

Figure 3-9 Register Structure in I/O Logic




Note!

- CE can be either active low (0: enable) or active high (1: enable).
- CLK can be either rising edge trigger or falling edge trigger.
- SR can be either synchronous/asynchronous SET or RESET or disable.
- The register can be programmed as register or latch.

IEM

IEM is for sampling clock edge and is used in the generic DDR mode. See Figure 3-10 for the IEM structure.

Figure 3-10 IEM Structure



De-serializer DES

The GW1NSR series of FPGA products provide a simple Serializer SER for each output I/O to support advanced I/O protocols.

Serializer SER

The GW1NSR series of FPGA products provide a simple Serializer SER for each output I/O to support advanced I/O protocols.


3.6.4 I/O Logic Modes

The I/O Logic in the GW1NSR series of FPGA products supports several modes. In each operation, the I/O (or I/O differential pair) can be configured as output, input, and INOUT or tristate output (output signal with tristate control).

Basic Mode


In basic mode, the I/O Logic is as shown in Figure 3-11, and the TC, DO, and DI signals can connect to the internal cores directly through CRU.

Figure 3-11 I/O Logic in Basic Mode



SDR Mode

In comparison with the basic mode, SDR utilizes the IO register, as shown in Figure 3-12. This can effectively improve IO timing.

Figure 3-12 I/O Logic in SDR Mode**Note!**

- CLK enable O_CE and I_CE can be configured as active high or active low;
- O_CLK and I_CLK can be either rising edge trigger or falling edge trigger;
- Local set/reset signal O_SR and I_SR can be either Synchronized reset, Synchronized set, Asynchronous reset, Asynchronous set, or no-function;
- I/O in SDR mode can be configured as basic register or latch.


Generic DDR Mode

Higher speed I/O protocols can be supported in generic DDR mode.

Figure 3-13 shows the generic DDR input, with a speed ratio of the internal logic to PAD 1:2.

Figure 3-13 I/O Logic in DDR Input Mode


Figure 3-14 shows generic DDR output, with a speed ratio of PAD to FPGA internal logic 2:1.

Figure 3-14 I/O Logic in DDR Output Mode

IDES4

In IDES4 mode, the speed ratio of the PAD to FPGA internal logic is 1:4.


Figure 3-15 I/O Logic in IDES4 Mode



OSER4 Mode

In OSER4 mode, the speed ratio of the PAD to FPGA internal logic is 4:1.


Figure 3-16 I/O Logic in OSER4 Mode



IVideo Mode

In IVideo mode, the speed ratio of the PAD to FPGA internal logic is 1:7.

Figure 3-17 I/O Logic in IVideo Mode




Note!

IVideo and IDES8/10 will occupy the neighboring I/O logic. If the I/O logic of a single port is occupied, the pin can only be programmed in SDR or BASIC mode.

OVideo Mode

In OVideo mode, the speed ratio of the PAD to FPGA internal logic is 7:1.


Figure 3-18 I/O Logic in OVideo Mode



IDES8 Mode

In IDES8 mode, the speed ratio of the PAD to FPGA internal logic is 1:8.


Figure 3-19 I/O Logic in IDES8 Mode



OSER8 Mode

In OSER8 mode, the speed ratio of the PAD to FPGA internal logic is 8:1.


Figure 3-20 I/O Logic in OSER8 Mode



IDES10 Mode

In IDES10 mode, the speed ratio of the PAD to FPGA internal logic is 1:10.


Figure 3-21 I/O Logic in IDES10 Mode



OSER10 Mode


In OSER10 mode, the speed ratio of the PAD to FPGA internal logic is 10:1.

Figure 3-22 I/O Logic in OSER10 Mode




IDES16 Mode

In IDES16 mode, the speed ratio of the PAD to FPGA internal logic is 1:16.

Figure 3-23 I/O Logic in IDES16 Mode**OSER16 Mode**

In OSER16 mode, the speed ratio of the PAD to FPGA internal logic is 16:1.

Figure 3-24 I/O Logic in OSER16 Mode

3.7 Block SRAM (BSRAM)

3.7.1 Introduction

GW1NSR series of FPGA products provide abundant SRAM. The Block SRAM (BSRAM) is embedded as a row in the FPGA array and is different from SSRAM (Shadow SRAM).

BSRAM supports two usages:

1. Used for Cortex-M3 SRAM, providing high-speed read/write functions for Cortex-M3 to ensure system operation. Cortex-M3 reads/writes the data using AHB bus. The data bit width is 32bits. Each BSRAM provides 8 bits data. The address depth is 2048, and the total capacity is 64Kbits for 128Kbits for GW1NSR-4/4C. In this way, this BSRAM cannot be used as FPGA data storage.
2. Used for FPGA data storage. Each BSRAM can be configured up to 18,432 bits (18Kbits). In this way, this BSRAM cannot be used as Cortex-M3 SRAM. There are 5 operation modes: Single Port, Dual Port, Semi Dual Port, ROM, and FIFO.

An abundance of BSRAM resources provide a guarantee for the user's high-performance design. BSRAM features:

- Max.18,432 bits per BSRAM
- BSRAM itself can run at 190MHz at max
- Single Port
- Dual Port
- Semi Dual Port
- Parity bits
- ROM
- Data width from 1 to 36 bits
- Mixed clock mode
- Mixed data width mode
- Enable Byte operation for double byte or above
- Normal Read and Write Mode
- Read-before-write Mode
- Write-through Mode

For further details about BSRAM, please refer to [UG285, Gowin BSRAM & SSRAM User Guide](#).

3.7.2 Configuration Mode

The BSRAM mode in the GW1NSR series of FPGA products supports different data bus widths. See Table 3-3.

Table 3-3 Memory Size Configuration

Single Port Mode	Dual Port Mode	Semi-Dual Port Mode	Read Only
16K x 1	16K x 1	16K x 1	16K x 1
8K x 2	8K x 2	8K x 2	8K x 2
4K x 4	4K x 4	4K x 4	4K x 4
2K x 8	2K x 8	2K x 8	2K x 8
1K x 16	1K x 16	1K x 16	1K x 16
512 x 32	-	512 x 32	512 x 32
2K x 9	2K x 9	2K x 9	2K x 9
1K x 18	1K x 18	1K x 18	1K x 18
512 x 36	-	512 x 36	512 x 36

Single Port Mode

In the single port mode, BSRAM can write to or read from one port at one clock edge. During the write operation, the data can show up at the output of BSRAM. Normal-Write Mode and Write-through Mode can be supported. When the output register is bypassed, the new data will show at the same write clock rising edge.

For further information about Single Port Block Memory ports and the related description, please refer to [UG285, Gowin BSRAM & SSRAM User Guide](#).

Dual Port Mode

BSRAM support dual port mode. The applicable operations are as follows:

- Two independent read
- Two independent write
- An independent read and an independent write at different clock frequencies

For further information about Dual Port Block Memory ports and the related description, please refer to [UG285, Gowin BSRAM & SSRAM User Guide](#).

Semi-Dual Port Mode

Semi-Dual Port supports read and write at the same time on different ports, but it is not possible to write and read to the same port at the same time. The system only supports write on Port A, read on Port B.

For further information about Semi-Dual Port Block Memory ports and the related description, please refer to [UG285, Gowin BSRAM & SSRAM User Guide](#).

Read Only

BSRAM can be configured as ROM. The ROM can be initialized during the device configuration stage, and the ROM data needs to be provided in

the initialization file. Initialization completes during the device power-on process.

Each BSRAM can be configured as one 16 Kbits ROM. For further information about Read Only Port Block Memory ports and the related description, please refer to [UG285, Gowin BSRAM & SSRAM User Guide](#).

3.7.3 Mixed Data Bus Width Configuration

BSRAM in the GW1NSR series of FPGA products supports mixed data bus width operation. In the dual port and semi-dual port modes, the data bus width for read and write can be different. For the configuration options that are available, please see Table 3-4 and Table 3-5 below.

Table 3-4 Dual Port Mixed Read/Write Data Width Configuration

Read Port	Write Port						
	16K x 1	8K x 2	4K x 4	2K x 8	1K x 16	2K x 9	1K x 18
16K x 1	*	*	*	*	*		
8K x 2	*	*	*	*	*		
4K x 4	*	*	*	*	*		
2K x 8	*	*	*	*	*		
1K x 16	*	*	*	*	*		
2K x 9						*	*
1K x 18						*	*

Note!

"*" denotes the modes supported.

Table 3-5 Semi Dual Port Mixed Read/Write Data Width Configuration

Read Port	Write Port								
	16K x 1	8K x 2	4K x 4	2K x 8	1K x 16	512 x 32	2K x 9	1K x 18	512 x 36
16K x 1	*	*	*	*	*	*			
8K x 2	*	*	*	*	*	*			
4K x 4	*	*	*	*	*	*			
2K x 8	*	*	*	*	*	*			
1K x 16	*	*	*	*	*	*			
512x32	*	*	*	*	*	*			
2K x 9							*	*	*
1K x 18							*	*	*

Note!

"*" denotes the modes supported.

3.7.4 Parity Bit

There are parity bits in BSRAMs. The 9th bit in each byte can be used as a parity bit to check the correctness of data transmission. It can also be used for data storage.

3.7.5 Synchronous Operation

- All the input registers of BSRAM support synchronous write;
- The output registers can be used as pipeline register to improve design performance;
- The output registers are bypass-able.

3.7.6 Power up Conditions

BSRAM initialization is supported when powering up. During the power-up process, BSRAM is in standby mode, and all the data outputs are “0”. This also applies in ROM mode.

3.7.7 BSRAM Operation Modes

BSRAM supports five different operations, including two read operations (Bypass Mode and Pipeline Read Mode) and three write operations (Normal Write Mode, Write-through Mode, and Read-before-write Mode).

Read Mode

Read data from the BSRAM via output registers or without using the registers.


Pipeline Mode


While writing in the BSRAM, the output register and pipeline register are also being written. The data bus can be up to 36 bits in this mode.

Bypass Mode

The output register is not used. The data is kept in the output of memory array.

Figure 3-25 Pipeline Mode in Single Port, Dual Port and Semi-Dual Port





Write Mode

NORMAL WRITE MODE

In this mode, when the user writes data to one port, and the output data of this port does not change. The data written in will not appear at the read port.

WRITE-THROUGH MODE

In this mode, when the user writes data to one port, and the data written in will also appear at the output of this port.

READ-BEFORE-WRITE MODE

In this mode, when the user writes data to one port, and the data written in will be stored in the memory according to the address. The original data in this address will appear at the output of this port.

3.7.8 Clock Operations

Table 3-6 lists the clock operations in different BSRAM modes:


Table 3-6 Clock Operations in Different BSRAM Modes

Clock Operations	Dual Port Mode	Semi-Dual Port Mode	Single Port Mode
Independent Clock Mode	Yes	No	No
Read/Write Clock Mode	Yes	Yes	No
Single Port Clock Mode	No	No	Yes

Independent Clock Mode

Figure 3-26 shows the independent clocks in dual port mode with each port with one clock. CLKA controls all the registers at Port A; CLKB controls all the registers at Port B.


Figure 3-26 Independent Clock Mode



Read/Write Clock Operation

Figure 3-27 shows the read/write clock operations in the semi-dual port mode with one clock at each port. The write clock (CLKA) controls Port A data inputs, write address and read/write enable signals. The read clock (CLKB) controls Port B data output, read address, and read enable signals.


Figure 3-27 Read/Write Clock Mode



Single Port Clock Mode

Figure 3-28 shows the clock operation in single port mode.

Figure 3-28 Single Port Clock Mode



3.8 User Flash (GW1NSR-4C/4)

GW1NSR-4C/4 offers 32 KB User Flash. The User Flash in GW1NSR-4 supports the following two usages and they cannot be used simultaneously; The User Flash in GW1NSR-4C only supports the first of the following functions.

- One is used for Cortex-M3 processor ARM programs storage. In this way, the User Flash can only be read and cannot be written.
- One is used as the non-volatile memory resource.

The User Flash memory is composed of row memory and column memory. One row memory is composed of 64 column memories. The capacity of one column memory is 32 bits, and the capacity of one row memory is $64 \times 32 = 2048$ bits. Page erase is supported, and one page capacity is 2048 bytes, i.e., one page includes 8 rows. The features are shown below:

- 10,000 write cycles
- Greater than 10 years Data Retention at +85 °C
- Data Width: 32
- Capacity: 128 rows x 64 columns x 32 = 256kbits
- Page Erase Capability: 2,048 bytes per page
- Fast Page Erasure/Word Programming Operation
- Clock frequency: 40 MHz
- Word Programming Time: $\leq 16 \mu\text{s}$
- Page Erasure Time: $\leq 120 \text{ ms}$
- Electric current
 - Read current/duration: 2.19 mA/25 ns (V_{CC}) & 0.5 mA/25 ns (V_{CCX}) (MAX)

- Program / Erase operation: 12/12 mA (MAX)

For further detailed information of the embedded user Flash, please refer to UG295, Gowin User Flash User Guide. For the correspondence between user Flash primitives and devices supported, please refer to Table 3-1 Devices Supported of UG295, Gowin User Flash User Guide.

3.9 DSP

3.9.1 Introduction

GW1NSR-4C/4 device offers abundant DSP modules. Gowin DSP solutions can meet user demands for high performance digital signal processing design, such as FIR, FFT, etc. DSP blocks have the advantages of stable timing performance, high-usage, and low-power.

DSP offers the following functions:

- Multiplier with three widths: 9-bit, 18-bit, 36-bit
- 54-bit ALU
- Multipliers cascading to support wider data
- Barrel shifter
- Adaptive filtering through signal feedback
- Computing with options to round to a positive number or a prime number
- Supports pipeline mode and bypass mode.

3.9.2 Macro

DSP blocks are embedded as rows in the FPGA array. Each DSP occupies nine CLU columns. Each DSP block contains two Macro, and each Macro contains two pre-adders, two 18 x 18 bit multipliers, and one three-input ALU.

PADD

Each DSP macro features two units of pre-adders to implement pre-add, pre-subtraction, and shifting.

PADD is located at the first stage with two inputs.,

- Parallel 18-bit input B or SBI;
- Parallel 18-bit input A or SIA.

Note!

Each input end supports pipeline mode and bypass mode.

GOWINSEMI PADD can be used as function block independently, which supports 9-bit and 18-bit width.

MULT

Multipliers locate after the pre-adder. Multipliers can be configured as 9 x 9, 18 x 18, 36 x 18 or 36 x 36. Registered mode and bypass mode are

supported both in input and output ports. The configuration modes that a macro supports include:

- One 18 x 36 multiplier
- Two 18 x 18 multipliers
- Four 9 x 9 multipliers

Note!

Two adjacent DSP macros can form a 36 x 36 multiplier.

ALU

Each Macro has one 54 bits ALU54, which can further enhance MULT's functions. The registered and bypass mode are supported both in input and output ports. The functions are as following:

- Multiplier output data / 0, addition/subtraction operations for data A and data B;
- Multiplier output data / 0, addition/subtraction operations for data B and bit C;
- Addition/subtraction operations for data A, data B, and bit C;

3.9.3 DSP Operations

- Multiplier
- Accumulator
- MULTADDALU

For the detailed information, please refer to [UG287, Gowin Digital Signal Processing \(DSP\) User Guide](#).

3.10 Cortex-M3

3.10.1 Introduction

GW1NSR-4C is a system-on-chip FPGA device that incorporates a microprocessor system hard core, Gowin FPGA fabric, and other standard peripherals and featured hard cores, including 128 K-Byte Flash, 8 KB Block RAM, PLL, and OSC. The embedded microprocessor system contains a low-power, low-cost and high-performance ARM Cortex-M3 32-bit RISC. The flexible FPGA fabric serves as user programmable peripherals, or soft-core IPs.

The embedded microprocessor system consists of the processor block, with ARM Cortex-M3 32-bit RISC core and associated supporting bus system that connects to harden standard peripherals. The FPGA fabric contains rich programmable logic resources offering a flexible architecture that allows the user to employ peripherals with the microprocessor system. This can be achieved either by parameterized soft-core IPs, I2C or I3C. The microprocessor system only interfaces with the FPGA fabric and JTAG config-core internally with no access to the I/O Blocks of GW1NSR-4C.

The bus system consists of AHB-Lite Bus, AHB2APB Bridge, and two

APB Bus: APB1 and APB2.

The microprocessor system relies on AHB bus to access FPGA side sub-memory system which has a pre-implemented sub-memory system controller for read-only-access 128 KB Flash-ROM and read/write-access up to 8 KB (Can be configured to 2KB, 4KB, or 8KB) BSRAM. Upon Power-On boot loading, Cortex-M3 loads instructions and data that are pre-stored in the Flash-ROM before initiating the execution.

In addition, there are two AHB bus extension ports: INTEXP0 and TARGEXP0. Each of these AHB extension ports provides a 126-bit AHB bus interconnecting to any high-speed User programmable peripherals implemented within the FPGA. A GPIO block interconnects the AHB bus with the FPGA fabric to allow the user to implement general purpose I/O functions in FPGA.

In terms of the two APB Bus (APB1 and APB2), APB1 interconnects with two timers (Timer0 and Timer1), two UARTs (Uart0 and Uart1), and one watchdog. Two UARTs connect to the FPGA directly. The two timers and the watchdog are controlled and used within the microprocessor system and are accessed through REG. The APB2 bus connects directly to the FPGA.

The processor block consists of Cortex-M3 core, bus matrix, Nested Vector Interrupt Controller (NVIC), Debug Access Port (DAP), and time stamp, etc.


The Cortex-M3 core relies on the bus-matrix to access its supporting bus system (AHB-Lite Bus, AHB2APB Bridge, and two APB Bus: APB1 and APB2).

GW1NSR-4C offers six user interrupts. The DAP contains JTAG DAP and also Trace-Port-Interface-Unit (TPIU).

FPGA fabric takes advantage of its rich Clocking Resource (PLL, OSC) and provides the Main Clock, Power-On Reset and System Reset signals to the embedded microprocessor system.

See Figure 3-29 for the Cortex-M3 architecture.

Figure 3-29 Cortex-M3 Architecture



3.10.2 Cortex-M3

Features

- Compact core
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually
- Associated with 32 bits and 16 bits devices; typically, in the range of a few kilobytes of memory for microcontroller class applications
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data
- Achieves exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Deterministic, fast interrupt processing.
- Memory protection unit (MPU), providing a privileged mode for protecting operation system functionality

- Migration from the ARM7™ processor family for better performance and power efficiency
- Full-featured debug solution
 - JTAG Debug Port (JTAG)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of print style debugging
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer

3.10.3 Bus-Matrix

The bus-matrix is used to connect the Cortex-M3 processor and debug port with an external AHB bus.

Connections between bus-matrix and AHB bus:

- ICode bus: 32bit AHBLite bus, used for fetching instructions and vectors from code space;
- DCode bus: 32bit AHBLite bus, used for data loading/storage and debug access;
- System bus: 32bit AHBLite bus, used for fetching instructions and vectors from system space, data loading/storage and debug access;
- APB: 32bit APB bus, used for external space data loading/storage and debug access.

The bus-matrix controls the following functions as below:

- Unaligned accesses: Converts the unaligned processor access to aligned access;
- Bit-banding: converts the alias access of Bit_band to Bit_band space access;
- Write buffer: Bus-matrix contains one write-buffer, ensuring that the processor core is not affected by bus delay.

3.10.4 NVIC

NVIC features:

- Supports low-latency interrupt processing up to 26 interrupts
- GW1NSR-4C supports six external user defined interrupts
- A programmable priority level of 0-7 for each interrupts. A higher level corresponds to a lower priority; as such level 0 is the highest interrupt priority
- Low-latency exception and interrupt handling

- Dynamic reprioritization of interrupts
- The processor automatically stacks its state on exception entry and unstacks this state on exception exit, with no instruction overhead.

Table 3-7 NVIC Interrupt Vector Table

Address	Name	Type	Description
0x00000000	_StackTop	Read only	Top of stack interrupt
0x00000004	Reset_Handler	Read only	Reset interrupt
0x00000008	NMI_Handler	Read only	NMI interrupt
0x0000000C	HardFault_Handler	Read only	Hard fault interrupt
0x00000010	MemMange_Handler	Read only	MPU fault interrupt
0x00000014	BusFault_Handler	Read/Write	Bus fault interrupt
0x00000018	UsageFault_Handler	Read only	Usage fault interrupt
0x0000002C	SVC_Handler	Read/Write	SVC call interrupt
0x00000030	DebugMon_Handler	Read only	Debug monitor interrupt
0x00000038	PendSV_Handler	Read/ Write/ Read only	Pending interrupt
0x0000003C	SysTick_Handler	Read/Write	System timer interrupt
External interrupt(GW1NSR-4C)			
0x00000040	UART0_Handler	Read/Write	UART0 reception and sending interrupt
0x00000048	UART1_Handler	Read/Write	UART1 reception and sending interrupt
0x00000058	PORT0_COMB_Handler	Read/Write	GPIO0 interrupt
0x00000060	TIMER0_Handler	Read/Write	TIMER0 interrupt
0x00000064	TIMER1_Handler	Read/Write	TIMER1 interrupt
0x00000070	UARTOVF_Handler	Read/Write	UART0/UART1 overflow interrupt
0x00000074	USER_INT0	Read/Write	Flash system error interrupt
0x00000078	USER_INT1	Read/Write	Embedded flash interrupt
0x00000080	PORT0_0_Handler	Read/Write	GPIO0 Pin 0 interrupt
0x00000084	PORT0_1_Handler	Read/Write	GPIO0 Pin 1 interrupt
0x00000088	PORT0_2_Handler	Read/Write	GPIO0 Pin 2 interrupt
0x0000008C	PORT0_3_Handler	Read/Write	GPIO0 Pin 3 interrupt
0x00000090	PORT0_4_Handler	Read/Write	GPIO0 Pin 4 interrupt
0x00000094	PORT0_5_Handler	Read/Write	GPIO0 Pin 5 interrupt
0x00000098	PORT0_6_Handler	Read/Write	GPIO0 Pin 6 interrupt
0x0000009C	PORT0_7_Handler	Read/Write	GPIO0 Pin 7 interrupt
0x000000A0	PORT0_8_Handler	Read/Write	GPIO0 Pin 8 interrupt
0x000000A4	PORT0_9_Handler	Read/Write	GPIO0 Pin 9 interrupt
0x000000A8	PORT0_10_Handler	Read/Write	GPIO0 Pin 10 interrupt
0x000000AC	PORT0_11_Handler	Read/Write	GPIO0 Pin 11 interrupt

Address	Name	Type	Description
0x000000B0	PORT0_12_Handler	Read/Write	GPIO0 Pin 12 interrupt
0x000000B4	PORT0_13_Handler	Read/Write	GPIO0 Pin 13 interrupt
0x000000B8	PORT0_14_Handler	Read/Write	GPIO0 Pin 14 interrupt
0x000000BC	PORT0_15_Handler	Read/Write	GPIO0 Pin 15 interrupt

3.10.5 Boot Loader

The boot loader loads the initial stack pointer value from the program memory, and branches to the reset handler that the reset vector specifies in the program memory.


The current boot loader is based on UART Message Monitor which is easy to interface as a communication port with PC host. Below is an example of how to deploy the boot loader:

- Power-on reset to enter the reset handler to call the boot loader;
- Setup UART0 registers, such as BAUDIV and CTRL, to program the appropriate TX speed rate for the send and receive function;
- Begin Flash loader subroutine execution such as memory test, timer0, and timer1 tests etc;
- Write a 0x4 character (EOP) to terminate the program.

3.10.6 TimeStamp

A 48 bits timestamp counter is included and connected to the ITM. It is clock gated and enabled by the Trace Enable (TRCENA) bit of DEMCR (0xE000EDFC) Debug Exception and monitor control register, which is a global enable bit that enables both the Data Watch Trace (DWT) and Instrumental Trace Module (ITM) on behalf of the debug of the Cortex-M3 microprocessor. The time stamp generator is used during the debug process to set up the break point and marching step, etc.

Figure 3-30 DEMCR Register



Note!

TRCENA is the global enable for DWT and ITM features:

- 0: DWT and ITM units disabled.
- 1: DWT and ITM units enabled.


3.10.7 Timer

The SoC offers an embedded microprocessor system that contains two synchronous standard timers: Timer0 and Timer1. These can be accessed and controlled through APB1 bus.

Timer0 and Timer1 are 32 bits down-counter with the following features:

- Users can generate an interrupt request signal, **TIMERINT**, when the counter reaches 0. The interrupt request is held until it is cleared by writing to the **INTCLEAR** Register.
- Users can employ the zero-to-one transition of the external input signal, **EXTIN**, as a timer enable.
- If the timer count reaches 0 and, at the same time, the software clears a previous interrupt status, the interrupt status is set to 1.
- The external clock, **EXTIN**, must be slower than half of the peripheral clock because it is sampled by a double flip-flop before going through edge-detection logic when the external inputs act as a clock.
- Timer0: **EXTIN** is hard-wired to **GPIO[1]**
- Timer1: **EXTIN** is hard-wired to **GPIO[6]**

Figure 3-31 Timer0/ Timer1 Structure View



The Timer0/Timer1 register is as shown in Table 3-18. The Timer0 base address is 0x40000000, and the Timer1 base address is 0x40001000.


Table 3-8 Timer0/Timer1 Register

Name	Base Offset	Type	Data Width	Reset Value	Description
CTRL	0x000	Read/Write	4	0x0	[3]: System timer interrupt enable [2]: Select external input as clock [1]: Select external input as enable [0]: Enable
VALUE	0x004	Read/Write	32	0x00000000	Current value
RELOAD	0x008	Read/Write	32	0x00000000	Reload value. Write to this register to set the current value.
INTSTATUS /INTCLEAR	0x00C	Read/Write	1	0x0	[0]: Timer interrupt. Write one to clear.
PID4	0XFD0	Read only	8	0x04	Peripheral ID Register 4
PID5	0XFD4	Read only	8	0x00	Peripheral ID Register 5
PID6	0XFD8	Read only	8	0x00	Peripheral ID Register 6
PID7	0XFDC	Read only	8	0x00	Peripheral ID Register 7
PID0	0XFE0	Read only	8	0x22	Peripheral ID Register 0
PID1	0XFE4	Read only	8	0XB8	Peripheral ID Register 1
PID2	0XFE8	Read only	8	0X1B	Peripheral ID Register 2
PID3	0XFEC	Read only	8	0X00	Peripheral ID Register 3
CID0	0XFF0	Read only	8	0X0D	Component ID Register 0
CID1	0XFF4	Read only	8	0XF0	Component ID Register 1
CID2	0XFF8	Read only	8	0X05	Component ID Register 2
CID3	0XFFC	Read only	8	0XB1	Component ID Register 3

3.10.8 UART

The SoC embedded with microprocessor system contains two UART: UART0 and UART1. These can be accessed and controlled through APB1 bus. The max. baud rate supported is 921.6Kbits/s.

UART0 and UART1 support 8 bits communication without parity and one stop bit.

Figure 3-32 APB UART Buffering

UART0 and UART support a high-speed test mode. When CTRL[6] is set to 1, the serial data is transmitted at one bit per clock cycle. This enables you to send text messages in a much shorter simulation time. The APB interface always sends an "OK" response with no wait state. You must program the baud rate divider register BAUDDIV before enabling the UART.

The BAUDTICK output pulses at a frequency of 16 times that of the programmed baud rate. You can use this external signal for capturing UART data in a synchronous environment. The TXEN output signal indicates the status of CTRL[0]. You can use this signal to switch a bidirectional I/O pin in a silicon device to UART data output mode automatically when the UART transmission feature is enabled.

The buffer overrun status in the STATE field is used to drive the overrun interrupt signals. Therefore, clearing the buffer overrun status de-asserts the overrun interrupt, and clearing the overrun interrupt bit also clears the buffer overrun status bit in the STATE field.

See Table 3-19 for the UART Register Description. The UART0 base address is 0x40004000, and the UART1 base address is 0x40005000.

Table 3-9 UART0/UART1 Register

Name	Base Offset	Type	Data Width	Reset Value	Description
DATA	0x000	Read/Write	8	0x--	8 bits data Read: Received data. Write: Transmit data.
STATE	0x004	Read/Write	4	0x0	[3]: RX buffer overrun, write 1 to clear. [2]: TX buffer overrun, write 1 to clear. [1]: RX buffer full, read-only. [0]: TX buffer full, read-only.
CTRL	0x008	Read/Write	7	0x00	[6]: High-speed test mode for TX only. [5]: RX overrun interrupt enable. [4]: TX overrun interrupt enable. [3]: RX interrupt enable. [2]: TX interrupt enable. [1]: RX enable. [0]: TX enable.
INTSTATUS /INTCLEAR	0x00C	Read/Write	4	0x0	[3]: RX overrun interrupt, write 1 to clear. [2]: TX overrun interrupt, write 1 to clear. [1]: RX interrupt, write 1 to clear. [0]: TX interrupt, write 1 to clear.
BAUDDIV	0x010	Read/Write	20	0x00000	[19:0]: Baud rate divider. The minimum number is 16.
PID4	0XFD0	Read only	8	0x04	Peripheral ID Register 4
PID5	0XFD4	Read only	8	0x00	Peripheral ID Register 5
PID6	0XFD8	Read only	8	0x00	Peripheral ID Register 6
PID7	0XFDC	Read only	8	0x00	Peripheral ID Register 7
PID0	0XFE0	Read only	8	0x21	Peripheral ID Register 0
PID1	0XFE4	Read only	8	0XB8	Peripheral ID Register 1
PID2	0XFE8	Read only	8	0X1B	Peripheral ID Register 2
PID3	0XFEC	Read only	8	0X00	Peripheral ID Register 3
CID0	0XFF0	Read only	8	0X0D	Component ID Register 0
CID1	0XFF4	Read only	8	0XF0	Component ID Register 1
CID2	0XFF8	Read only	8	0X05	Component ID Register 2
CID3	0XFFC	Read only	8	0XB1	Component ID Register 3

3.10.9 Watchdog

The SoC embedded with microprocessor system contains one watchdog module. This can be accessed and controlled through the APB1 bus.


The APB watchdog module is based on a 32 bits down-counter that is initialized from the reload register, WDOGLOAD.

The watchdog module generates a regular interrupt, WDOGINT, depending on a programmed value. The counter decrements by one on each positive clock edge of WDOGCLK when the clock enable, WDOGCLKEN, is HIGH. The watchdog monitors the interrupt and asserts a reset request WDOGRES signal when the counter reaches 0, and the counter is stopped. On the next enabled WDOGCLK clock edge, the counter is reloaded from the WDOGLOAD register and the countdown sequence continues.

The watchdog module applies a reset to a system in the event of a software failure, providing a way to recover from software crashes. For example, if the interrupt is not cleared by the time the counter next reaches 0, the watchdog module initiates the reset signal.

Figure 3-39 below depicts the watchdog operation.

Figure 3-33 Watchdog Operation



The watchdog register is as shown in Table 3-20. The watchdog base address is 0x40008000.

Table 3-10 Watchdog Register

Name	Base Offset	Type	Data Width	Reset Value	Description
WDOGLOAD	0x00	Read/Write	32	0xFFFFFFFF	Watchdog Load Register
WDOGVALUE	0x04	Read only	32	0xFFFFFFFF	Watchdog Value Register
WDOGCONTROL	0x08	Read/Write	2	0x0	Watchdog Control Register [1]: [0]:
WDOGINTCLR	0x0C	Write only	-	0x-	Watchdog Clear Interrupt Register
WDOGRIS	0x10	Read only	1	0x0	Watchdog Raw Interrupt Status Register
WDOGMIS	0x14	Read only	1	0x0	Watchdog Interrupt Status Register
WDOGLOCK	0xC00	Read/Write	32	0x0	Watchdog Lock Register
WDOGTCR	0xF00	Read/Write	1	0x0	Watchdog Integration Test Control Register
WDOGTOP	0xF04	Write only	2	0x0	Watchdog Integration Test Output Set Register
WDOGPERIPHID4	0XFD0	Read only	8	0x04	Peripheral ID Register 4
WDOGPERIPHID5	0XFD4	Read only	8	0x00	Peripheral ID Register 5
WDOGPERIPHID6	0XFD8	Read only	8	0x00	Peripheral ID Register 6
WDOGPERIPHID7	0XFDC	Read only	8	0x00	Peripheral ID Register 7
WDOGPERIPHID0	0XFE0	Read only	8	0x24	Peripheral ID Register 0
WDOGPERIPHID1	0XFE4	Read only	8	0XB8	Peripheral ID Register 1
WDOGPERIPHID2	0XFE8	Read only	8	0X1B	Peripheral ID Register 2
WDOGPERIPHID3	0XFEC	Read only	8	0X00	Peripheral ID Register 3
WDOGPCELLID0	0XFF0	Read only	8	0X0D	Component ID Register 0
WDOGPCELLID1	0XFF4	Read only	8	0XF0	Component ID Register 1
WDOGPCELLID2	0XFF8	Read only	8	0X05	Component ID Register 2
WDOGPCELLID3	0XFFC	Read only	8	0XB1	Component ID Register 3

3.10.10 GPIO

The SoC microprocessor system communicates with the GPIO block through the AHB bus. The GPIO block interconnects with the FPGA. GPIO provides a 16 bits I/O interface with the following properties:

- Programmable interrupt generation capability. You can configure each bit of the I/O pins to generate interrupts;

- Bit masking support using address values;
- Registers for alternate function switching with pin multiplexing support;
- Thread safe operation by providing separate set and clear addresses for control registers.

The GPIO register is as shown in Table 3-21. The GPIO base address is 0x40010000.

Table 3-11 GPIO Register

Name	Base Offset	Type	Data Width	Reset Value	Description
DATA	0x0000	Read/Write	16	0x----	Data value [15:0]
DATAOUT	0x0004	Read/Write	16	0x0000	Data output register value [15:0]
OUTENSET	0x0010	Read/Write	16	0x0000	Output enable set [15:0] Write 1: Set the output enable bit. Write 0: No effect. Read 1: Indicates the signal direction as output. Read 0: Indicates the signal direction as input.
OUTENCLR	0x0014	Read/Write	16	0x0000	Output enable clear [15:0]
ALTFUNCSET	0x0018	Read/Write	16	0x0000	Alternative function set [15:0] Write 1: Sets the ALTFUNC bit. Write 0: No effect. Read 0: GPIO as I/O Read 1: ALTFUNC Function
ALTFUNCCLR	0x001C	Read/Write	16	0x0000	Alternative function clear [15:0]
INTENSET	0x0020	Read/Write	16	0x0000	Interrupt enable set [15:0] Write 1: Sets the enable bit. Write 0: No effect. Read 0: Interrupt disabled. Read 1: Interrupt enabled.
INTENCLR	0x0024	Read/Write	16	0x0000	Interrupt enable clear [15:0] Write 1: Clear the enable bit. Write 0: No effect. Read 0: Interrupt disabled. Read 1: Interrupt enabled.
INTTYPESET	0x0028	Read/Write	16	0x0000	Interrupt type set [15:0]
INTTYPECLR	0x002C	Read/Write	16	0x0000	Interrupt type clear [15:0]
INTPOLSET	0x0030	Read/Write	16	0x0000	Polarity-level, edge interrupt request configuration [15:0]
INTPOLCLR	0x0034	Read/Write	16	0x0000	Polarity-level, edge interrupt request configuration [15:0]
INTSTATUS/ INTCLEAR	0x0038	Read/Write	16	0x0000	Read interrupt status register Write 1: Clear the interrupt request
MASKLOWBYTE	0x0400- 0x07FC	Read/Write	16	0x0000	–
MASKHIGHBYTE	0x0800- 0x0BFC	Read/Write	16	0x0000	–
Reserved	0x0C00- 0x0FCF	–	–	–	Reserved
PID4	0XFD0	Read only	8	0x04	Peripheral ID Register 4
PID5	0XFD4	Read only	8	0x00	Peripheral ID Register 5
PID6	0XFD8	Read only	8	0x00	Peripheral ID Register 6

Name	Base Offset	Type	Data Width	Reset Value	Description
PID7	0XFDC	Read only	8	0x00	Peripheral ID Register 7
PID0	0XFE0	Read only	8	0x20	Peripheral ID Register 0
PID1	0XFE4	Read only	8	0XB8	Peripheral ID Register 1
PID2	0XFE8	Read only	8	0X1B	Peripheral ID Register 2
PID3	0XFEC	Read only	8	0X00	Peripheral ID Register 3
CID0	0XFF0	Read only	8	0X0D	Component ID Register 0
CID1	0XFF4	Read only	8	0XF0	Component ID Register 1
CID2	0XFF8	Read only	8	0X05	Component ID Register 2
CID3	0XFFC	Read only	8	0XB1	Component ID Register 3

3.10.11 Debug Access Port


The Cortex-M3 processor block contains a DAP that consist of a JTAG interface and a TPIU interface. Both interface to the FPGA Fabric. The JTAG-DAP is based on the IEEE1149.1 Joint Test Action Group Boundary-Scan Standard.

JTAG-DP functions consist of the following three parts:

- JTAG-DP state machine
- Instruction register (IR) and the related IR scan chain, which are used to control JTAG and the current register actions
- DR register and the related DR scan chain, which connect with the JTAG-DP register.

3.10.12 Memory Mapping

Figure 3-34 Memory Mapping



3.10.13 Application

Gowin software supports the “Cortex-M3” IP call. For further detailed information, please refer to [IPUG931, Gowin EMPU \(GW1NS-4C\) Hardware Design Reference Manual](#).

3.11 Clock

The clock resources and wiring are critical for high-performance applications in FPGA. GW1NSR series of FPGA products provide the global clock network (GCLK) which connects to all the registers directly. Besides the global clock network, the GW1NSR series of FPGA products provide high-speed clock HCLK. PLL, etc are also provided.

For further detailed information, please refer to [UG286, Gowin Clock User Guide](#).

3.11.1 Global Clock

The GCLK is distributed in GW1NSR devices as four quadrants. Each quadrant provides eight GCLKs. The optional clock resources of GCLK can be pins or CRU. Users can employ dedicated pins as clock resources to achieve better timing.

3.11.2 PLL

Phase-locked Loop (PLL) is one kind of a feedback control circuit. The frequency and phase of the internal oscillator signal is controlled by the external input reference clock.

PLL blocks provide the ability to synthesize clock frequencies. Frequency adjustment (multiply and division), phase adjustment, and duty cycle can be adjusted by configuring the parameters.

See Figure 3-35 for the PLL structure.

Figure 3-35 PLL Structure




Table 3-12 Definition of the PLL Ports

Port Name	Signal	Description
CLKIN [5:0]	Input	Reference clock input
CLKFB	Input	Feedback clock input
RESET	Input	PLL reset
RESET_P	Input	PLL Power Down
IDSEL [5:0]	Input	Dynamic IDIV control: 1~64
FBDSEL [5:0]	Input	Dynamic FBDIV control: 1~64
PSDA [3:0]	Input	Dynamic phase control (rising edge effective)
DUTYDA [3:0]	Input	Dynamic duty cycle control (falling edge effective)
FDLY[3:0]	Input	CLKOUTP dynamic delay control
CLKOUT	Output	Clock output with no phase and duty cycle adjustment
CLKOUTP	Output	Clock output with phase and duty cycle adjustment
CLKOUTD	Output	Clock divider from CLKOUT and CLKOUTP (controlled by SDIV)
CLKOUTD3	Output	clock divider from CLKOUT and CLKOUTP (controlled by DIV3 with the constant division value 3)
LOCK	Output	PLL lock status: 1: locked, 0: unlocked

The PLL reference clock source can come from an external PLL pin or from internal routing GCLK, HCLK, or general data signal. PLL feedback signal can come from the external PLL feedback input or from internal routing GCLK, HCLK, or general data signal.

For PLL parameters, please refer to Table 4-20 PLL Parameters.

PLL can adjust the frequency of the input clock CLKIN (multiply and division). The formulas for doing so are as follows:

- $f_{CLKOUT} = (f_{CLKIN} * FBDIV) / IDIV$
- $f_{VCO} = f_{CLKOUT} * ODIV$
- $f_{CLKOUTD} = f_{CLKOUT} / SDIV$
- $f_{PFD} = f_{CLKIN} / IDIV = f_{CLKOUT} / FBDIV$

Note!

- f_{CLKIN} : The frequency of the input clock CLKIN
- f_{CLKOUT} : The clock frequency of CLKOUT and CLKOUTP
- $f_{CLKOUTD}$: The clock frequency of CLKOUTD, and CLKOUTD is the clock CLKOUT after division
- f_{PFD} : PFD Phase Comparison Frequency, and the minimum value of f_{PFD} should be no less than 3MHz


Adjust IDIV, FBDIV, ODIV, and SDIV to achieve the required clock frequency.

3.11.3 HCLK

HCLK is the high-speed clock in the GW1NSR series of FPGA products. It can support high-performance data transfer and is mainly

suitable for source synchronous data transfer protocols. See Figure 3-36.

Figure 3-36 GW1NSR-4/GW1NSR-4C HCLK Distribution



3.12 Long Wire (LW)

As a supplement to the CRU, the GW1NSR series of FPGA products provides another routing resource, Long wire, which can be used as clock, clock enable, set/reset, or other high fan out signals.

3.13 Global Set/Reset (GSR)

A global set/reset (GSR) network is built into the GW1NSR series of FPGA product. There is a direct connection to core logic. It can be used as asynchronous/synchronous set or asynchronous/synchronous reset, registers in CLU and I/O can be configured independently.

3.14 Programming Configuration

The GW1NSR series of FPGA products support SRAM and Flash. Flash programming mode supports on-chip Flash and off-chip Flash.

Besides JTAG, the GW1NSR series of FPGA products also supports GOWINSEMI's own configuration mode: GowinCONFIG (AUTO BOOT, SSPI, MSPI, DUAL BOOT, SERIAL, and CPU). All the devices support JTAG and AUTO BOOT. For more detailed information, please refer to [UG290, Gowin series FPGA Products Programming and Configuration User Guide](#).

3.14.1 SRAM Configuration

When you adopt SRAM to configure the device, every time the device is powered on, the bit stream file needs to be downloaded to configure the device.

3.14.2 Flash Configuration

The Flash configuration data is stored in the on-chip flash. Each time

the device is powered on, the configuration data is transferred from the Flash to the SRAM, which controls the working of the device. This mode can complete configuration within a few ms, and is referred to as “Quick Start”. The GW1NSR series of FPGA products also support off-chip Flash configuration and dual-boot. Please refer to [UG290, Gowin FPGA Products Programming and Configuration User Guide](#) for more detailed information.

3.15 On Chip Oscillator

There is an internal oscillator in each of the GW1NSR series of FPGA product. This provides programmable user clock with clock precision $\pm 5\%$. During the configuration process, it can provide a clock for MSPI mode.

The internal oscillator in GW1NSR-4C/4 device supports user configurable power-saving mode.

The on-chip oscillator also provides a clock resource for user designs. Up to 64 clock frequencies can be obtained by setting the parameters.

The following formula is employed to get the output clock frequency for GW1NSR-4C/4 device: $f_{out} = 210 \text{ MHz} / \text{Param}$.

Note!

“Param” is the configuration parameter with a range of 2~128. It supports even numbers only.

The tables below list some frequencies, such as the default frequency, the Max. frequency, and the output decimal frequency for certain parameters.

Table 3-13 GW1NSR-4C/4 Oscillator Output Frequency Options

Mode	Frequency	Mode	Frequency	Mode	Frequency
0	2.5MHz ¹	8	7.8MHz	16	15.6MHz
1	5.4MHz	9	8.3MHz	17	17.9MHz
2	5.7MHz	10	8.9MHz	18	21MHz
3	6.0MHz	11	9.6MHz	19	25MHz
4	6.3MHz	12	10.4MHz	20	31.3MHz
5	6.6MHz	13	11.4MHz	21	41.7MHz
6	6.9MHz	14	12.5MHz	22	62.5MHz
7	7.4MHz	15	13.9MHz	23	125MHz ²

Note!

- [1] Default frequency
- [2] Not suitable for MSPI programming mode.

4 AC/DC Characteristic

Note!

Please ensure that you use GOWINSEMI devices within the recommended operating conditions and range. Data beyond the working conditions and range are for reference only. GOWINSEMI does not guarantee that all devices will operate normally beyond the operating conditions and range.

4.1 Operating Conditions

4.1.1 Absolute Max. Ratings

Table 4-1 Absolute Max. Ratings

Name	Description	Min.	Max.
V _{CC}	Core voltage	-0.5V	1.32V
V _{CCIOx}	I/O Bank Power	-0.5V	3.75V
V _{CCX}	LV Auxiliary voltage	-0.5V	3.75V
-	I/O Voltage Applied ^[1]	-0.5V	3.75V
Storage Temperature	Storage Temperature	-65°C	+150°C
Junction Temperature	Junction Temperature	-40°C	+125°C

Note!

[1] Overshoot and undershoot of -2V to (V_{IHMAX} + 2)V are allowed for a duration of <20 ns.

4.1.2 Recommended Operating Conditions

Table 4-2 Recommended Operating Conditions

Name	Description	Min.	Max.
V _{CC}	Core voltage	1.14V	1.26V
V _{CCX}	LV Auxiliary voltage	1.71V	3.6V
V _{CCIOx}	LV I/O Bank voltage	1.14V	3.6V
T _{JCOM}	Junction temperature Commercial operation	0°C	+85°C
T _{JIND}	Junction temperature Industrial operation	-40°C	+100°C

Note!

For the power supply information for different packages, please refer to [UG865](#), [GW1NSR-4C Pinout](#).

4.1.3 Power Supply Ramp Rates

Table 4-3 Power Supply Ramp Rates

Name	Description	Min.	Typ.	Max.
V _{CC} Ramp	Power supply ramp rates for V _{CC}	0.6mV/μs	-	6mV/μs
V _{CCX} Ramp	Power supply ramp rates for V _{CCX}	0.6mV/μs	-	10mV/μs
V _{CCIO} Ramp	Power supply ramp rates for V _{CCIO}	0.1mV/μs	-	10mV/μs

Note!

- A monotonic ramp is required for all power supplies.
- All power supplies need to be in the operating range as defined in Table 4-2 before configuration. Power supplies that are not in the operating range need to be adjusted to a faster ramp rate, or you have to delay configuration.

4.1.4 Hot Socket Specifications

Table 4-4 Hot Socket Specifications

Name	Description	Condition	I/O	Max.
I _{HS}	Input or I/O leakage current	0<V _{IN} <V _{IH} (MAX)	I/O	150uA
I _{HS}	Input or I/O leakage current	0<V _{IN} <V _{IH} (MAX)	TDI, TDO, TMS, TCK	120uA

4.1.5 POR Specifications

Table 4-5 POR Specifications

Name	Description	Min.	Max.
POR Voltage	Power on reset voltage of V _{CC}	TBD	TBD

4.2 ESD

Table 4-6 GW1NSR ESD - HBM

Device	QN48	MG64
GW1NSR-4C	HBM>1,000V	HBM>1,000V
GW1NSR-4	-	HBM>1,000V

Table 4-7 GW1NSR ESD - CDM

Device	QN48	MG64
GW1NSR-4C	CDM>500V	CDM>500V
GW1NSR-4	-	CDM>500V

4.3 DC Electrical Characteristics

4.3.1 DC Electrical Characteristics over Recommended Operating Conditions


Table 4-8 DC Electrical Characteristics over Recommended Operating Conditions

Name	Description	Condition	Min.	Typ.	Max.
I _{IL} , I _{IH}	Input or I/O leakage	V _{CCIO} <V _{IN} <V _{IH} (MAX)	-	-	210μA
		0V<V _{IN} <V _{CCIO}	-	-	10μA
I _{PU}	I/O Active Pull-up Current	0<V _{IN} <0.7V _{CCIO}	-30 μA	-	-150 μA
I _{PD}	I/O Active Pull-down Current	V _{IL} (MAX)<V _{IN} <V _{CCIO}	30μA	-	150μA
I _{BHLS}	Bus Hold Low Sustaining Current	V _{IN} =V _{IL} (MAX)	30μA	-	-
I _{BHHO}	Bus Hold High Sustaining Current	V _{IN} =0.7V _{CCIO}	-30 μA	-	-
I _{BHLO}	Bus Hold Low Overdrive Current	0≤V _{IN} ≤V _{CCIO}	-	-	150μA
I _{BHHO}	Bus Hold High Overdrive Current	0≤V _{IN} ≤V _{CCIO}	-	-	-150 μA
V _{BHT}	Bus hold trip points		V _{IL} (MAX)	-	V _{IH} (MIN)
C1	I/O Capacitance			5pF	8pF
V _{HYST}	Hysteresis for Schmitt Trigge inputs	V _{CCIO} =3.3V, Hysteresis=L2H ^{[1],[2]}	-	200mV	-
		V _{CCIO} =2.5V, Hysteresis= L2H	-	125mV	-
		V _{CCIO} =1.8V, Hysteresis= L2H	-	60mV	-
		V _{CCIO} =1.5V, Hysteresis= L2H	-	40mV	-
		V _{CCIO} =1.2V, Hysteresis= L2H	-	20mV	-
		V _{CCIO} =3.3V, Hysteresis= H2L ^{[1],[2]}	-	200mV	-
		V _{CCIO} =2.5V, Hysteresis= H2L	-	125mV	-
		V _{CCIO} =1.8V, Hysteresis= H2L	-	60mV	-
		V _{CCIO} =1.5V, Hysteresis= H2L	-	40mV	-
		V _{CCIO} =1.2V, Hysteresis= H2L	-	20mV	-
		V _{CCIO} =3.3V, Hysteresis= HIGH ^{[1],[2]}	-	400mV	-

Name	Description	Condition	Min.	Typ.	Max.
		$V_{CCIO}=2.5V$, Hysteresis= HIGH	-	250mV	-
		$V_{CCIO}=1.8V$, Hysteresis= HIGH	-	120mV	-
		$V_{CCIO}=1.5V$, Hysteresis= HIGH	-	80mV	-
		$V_{CCIO}=1.2V$, Hysteresis= HIGH	-	40mV	-

Note!

- [1] Hysteresis="NONE", "L2H", "H2L", "HIGH" indicates the Hysteresis options that can be set when setting I/O Constraints in the FloorPlanner tool of Gowin EDA, for more details, see [SUG935. Gowin Design Physical Constraints User Guide](#).
- [2] Enabling the L2H (low to high) option means raising V_{IH} by V_{HYST} ; enabling the H2L (high to low) option means lowering V_{IL} by V_{HYST} ; enabling the HIGH option means enabling both L2H and H2L options, i.e. $V_{HYST}(HIGH) = V_{HYST}(L2H) + V_{HYST}(H2L)$. The diagram is shown below.



4.3.2 Static Supply Current

Table 4-9 Static Supply Current

Name	Description	Type	Device	Min.	Typ.	Max.
I _{CC}	Core current under load	LV	GW1NSR-4	TBD	TBD	TBD
I _{CCX}	Core current under load	LV	GW1NSR-4	TBD	TBD	TBD
I _{CCIO}	I/O Bank current under load	LV	GW1NSR-4	TBD	TBD	TBD

4.3.3 Recommended I/O Operating Conditions

Table 4-10 Recommended I/O Operating Conditions

Name	Output V _{CCIO} (V)			Input V _{REF} (V)		
	Min.	Typ.	Max.	Min.	Typ.	Max.
LVTTL33	3.135	3.3	3.6	-	-	-
LVC MOS33	3.135	3.3	3.6	-	-	-
LVC MOS25	2.375	2.5	2.625	-	-	-
LVC MOS18	1.71	1.8	1.89	-	-	-
LVC MOS15	1.425	1.5	1.575	-	-	-
LVC MOS12	1.14	1.2	1.26	-	-	-
SSTL15	1.425	1.5	1.575	0.68	0.75	0.9
SSTL18_I	1.71	1.8	1.89	0.833	0.9	0.969
SSTL18_II	1.71	1.8	1.89	0.833	0.9	0.969
SSTL25_I	2.375	2.5	2.645	1.15	1.25	1.35
SSTL25_II	2.375	2.5	2.645	1.15	1.25	1.35
SSTL33_I	3.135	3.3	3.6	1.3	1.5	1.7
SSTL33_II	3.135	3.3	3.6	1.3	1.5	1.7
HSTL18_I	1.71	1.8	1.89	0.816	0.9	1.08
HSTL18_II	1.71	1.8	1.89	0.816	0.9	1.08
HSTL15	1.425	1.5	1.575	0.68	0.75	0.9
PCI33	3.135	3.3	3.6	-	-	-
LVPECL33E	3.135	3.3	3.6	-	-	-
MLVDS25E	2.375	2.5	2.625	-	-	-
BLVDS25E	2.375	2.5	2.625	-	-	-
RSDS25E	2.375	2.5	2.625	-	-	-
LVDS25E	2.375	2.5	2.625	-	-	-
SSTL15D	1.425	1.5	1.575	-	-	-
SSTL18D_I	1.71	1.8	1.89	-	-	-
SSTL18D_II	1.71	1.8	1.89	-	-	-
SSTL25D_I	2.375	2.5	2.625	-	-	-
SSTL25D_II	2.375	2.5	2.625	-	-	-

Name	Output V_{CCIO} (V)			Input V_{REF} (V)		
	Min.	Typ.	Max.	Min.	Typ.	Max.
SSTL33D_I	3.135	3.3	3.6	-	-	-
SSTL33D_II	3.135	3.3	3.6	-	-	-
HSTL15D	1.425	1.575	1.89	-	-	-
HSTL18D_I	1.71	1.8	1.89	-	-	-
HSTL18D_II	1.71	1.8	1.89	-	-	-

4.3.4 IOB Single - Ended DC Electrical Characteristic

Table 4-11 IOB Single - Ended DC Electrical Characteristic

Name	V_{IL}		V_{IH}		V_{OL} (Max)	V_{OH} (Min)	$I_{OL}^{[1]}$ (mA)	$I_{OH}^{[1]}$ (mA)
	Min	Max	Min	Max				
LVCMOS33 LVTTTL33	-0.3V	0.8V	2.0V	3.6V	0.4V	$V_{CCIO}-0.4V$	4	-4
							8	-8
							12	-12
							16	-16
							24	-24
					0.2V	$V_{CCIO}-0.2V$	0.1	-0.1
LVCMOS25	-0.3V	0.7V	1.7V	3.6V	0.4V	$V_{CCIO}-0.4V$	4	-4
							8	-8
							12	-12
					0.2V	$V_{CCIO}-0.2V$	0.1	-0.1
LVCMOS18	-0.3V	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	3.6V	0.4V	$V_{CCIO}-0.4V$	4	-4
							8	-8
							12	-12
					0.2V	$V_{CCIO}-0.2V$	0.1	-0.1
LVCMOS15	-0.3V	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	3.6V	0.4V	$V_{CCIO}-0.4V$	4	-4
							8	-8
					0.2V	$V_{CCIO}-0.2V$	0.1	-0.1
LVCMOS12	-0.3V	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	3.6V	0.4V	$V_{CCIO}-0.4V$	2	-2
							6	-6
					0.2V	$V_{CCIO}-0.2V$	0.1	-0.1
PCI33	-0.3V	$0.3 \times V_{CCIO}$	$0.5 \times V_{CCIO}$	3.6V	$0.1 \times V_{CCIO}$	$0.9 \times V_{CCIO}$	1.5	-0.5
SSTL33_I	-0.3V	$V_{REF}-0.2V$	$V_{REF}+0.2V$	3.6V	0.7	$V_{CCIO}-1.1V$	8	-8
SSTL25_I	-0.3V	$V_{REF}-0.18V$	$V_{REF}+0.18V$	3.6V	0.54V	$V_{CCIO}-0.62V$	8	-8
SSTL25_II	-0.3V	$V_{REF}-0.18V$	$V_{REF}+0.18V$	3.6V	NA	NA	NA	NA
SSTL18_II	-0.3V	$V_{REF}-0.125V$	$V_{REF}+0.125V$	3.6V	NA	NA	NA	NA
SSTL18_I	-0.3V	$V_{REF}-0.125V$	$V_{REF}+0.125V$	3.6V	0.40V	$V_{CCIO}-0.40V$	8	-8

Name	V _{IL}		V _{IH}		V _{OL} (Max)	V _{OH} (Min)	I _{OL} ^[1] (mA)	I _{OH} ^[1] (mA)
	Min	Max	Min	Max				
SSTL15	-0.3V	V _{REF} -0.1V	V _{REF} + 0.1V	3.6V	0.40V	V _{CCIO} -0.40V	8	-8
HSTL18_I	-0.3V	V _{REF} -0.1V	V _{REF} + 0.1V	3.6V	0.40V	V _{CCIO} -0.40V	8	-8
HSTL18_II	-0.3V	V _{REF} -0.1V	V _{REF} + 0.1V	3.6V	NA	NA	NA	NA
HSTL15_I	-0.3V	V _{REF} -0.1V	V _{REF} + 0.1V	3.6V	0.40V	V _{CCIO} -0.40V	8	-8
HSTL15_II	-0.3V	V _{REF} -0.1V	V _{REF} + 0.1V	3.6V	NA	NA	NA	NA

Note!

[1] The total DC current limit (sourced and sinked) of all IOs in the same bank: the total DC current of all IOs in the same bank shall not be greater than n*8mA, where n represents the number of IOs bonded out from a bank.

4.3.5 I/O Differential Electrical Characteristics

Table 4-12 I/O Differential Electrical Characteristics

LVDS25

Name	Description	Condition	Min.	Typ.	Max.	Unit
V _{INA} , V _{INB}	Input Voltage (Input Voltage)		0	-	2.4	V
V _{CM}	Input Common Mode Voltage (Input Common Mode Voltage)	Half the Sum of the Two Inputs	0.05	-	2.35	V
V _{THD}	Differential Input Threshold	Difference Between the Two Inputs	±100	-	±600	mV
I _{IN}	Input Current	Power On or Power Off	-	-	± 10	μA
V _{OH}	Output High Voltage for V _{OP} or V _{OM}	R _T = 100Ω	-	-	1.60	V
V _{OL}	Output Low Voltage for V _{OP} or V _{OM}	R _T = 100Ω	0.9	-	-	V
V _{OD}	Output Voltage Differential	(V _{OP} - V _{OM}), R _T = 100Ω	250	350	450	mV
ΔV _{OD}	Change in V _{OD} Between High and Low		-	-	50	mV
V _{OS}	Output Voltage Offset	(V _{OP} + V _{OM})/2, R _T = 100Ω	1.125	1.20	1.375	V
ΔV _{OS}	Change in V _{OS} Between High and Low		-	-	50	mV
I _S	Short-circuit current	V _{OD} = 0V output short-circuit	-	-	15	mA

4.4 AC Switching Characteristic

4.4.1 IO Speed

Table 4-13 IO Characteristics

Name	Description	Min	Max	Unit
f _{MAX}	IO Max. Frequency	-	150M	Hz
f _{MAX_LVDS}	LVDS Max. Frequency	-	400M	Hz

4.4.2 CLU Switching Characteristics

Table 4-14 CLU Block Internal Timing Parameters

Name	Description	Speed Grade		Unit
		Min	Max	
t _{LUT4_CLU}	LUT4 delay	-	0.674	ns
t _{LUT5_CLU}	LUT5 delay	-	1.388	ns
t _{LUT6_CLU}	LUT6 delay	-	2.01	ns
t _{LUT7_CLU}	LUT7 delay	-	2.632	ns
t _{LUT8_CLU}	LUT8 delay	-	3.254	ns
t _{SR_CLU}	Set/Reset to Register output	-	1.86	ns
t _{CO_CLU}	Clock to Register output	-	0.76	ns

4.4.3 Clock and I/O Switching Characteristics

Table 4-15 External Switching Characteristics

Name	Description	Device	-5		-6		Unit
			Min	Max	Min	Max	
Clocks	TBD	TBD	TBD	TBD	TBD	TBD	-
Pin-LUT-Pin Delay	TBD	TBD	TBD	TBD	TBD	TBD	-
General I/O Pin Parameters	TBD	TBD	TBD	TBD	TBD	TBD	-

4.4.4 Gearbox Switching Characteristics

Table 4-16 Gearbox Internal Timing Parameters

Name	Description	Typ.	Unit
FMAX _{IDDR}	2:1 Gearbox maximum input frequency	410	MHz
FMAX _{IDES4}	4:1 Gearbox maximum input frequency	410	MHz
FMAX _{IDES8}	8:1 Gearbox maximum input frequency	410	MHz
FMAX _{IVIDEO}	7:1 Gearbox maximum input frequency	390	MHz
FMAX _{IDES10}	10:1 Gearbox maximum input frequency	410	MHz
FMAX _{ODDR}	1:2 Gearbox maximum input frequency	355	MHz
FMAX _{OSER4}	1:4 Gearbox maximum input frequency	360	MHz
FMAX _{OSER8}	1:8 Gearbox maximum input frequency	355	MHz
FMAX _{OVIDEO}	1:7 Gearbox maximum input frequency	355	MHz
FMAX _{OSER10}	1:10 Gearbox maximum input frequency	355	MHz
FMAX _{OSER16}	1:16 Gearbox maximum input frequency	750	MHz

4.4.5 BSRAM Switching Characteristics

Table 4-17 BSRAM Internal Timing Parameters

Name	Description	Speed Grade		Unit
		Min	Max	
t _{COAD_BSRAM}	Clock to output from read address/data	-	5.10	ns
t _{COOR_BSRAM}	Clock to output from output register	-	0.56	ns

4.4.6 DSP Switching Characteristics

Table 4-18 DSP Internal Timing Parameters

Name	Description	Speed Grade		Unit
		Min	Max	
t _{COIR_DSP}	Clock to output from output register	-	4.80	ns
t _{COPR_DSP}	Clock to output from output register	-	2.40	ns
t _{COOR_DSP}	Clock to output from output register	-	0.84	ns

4.4.7 On chip Oscillator Switching Characteristics

Table 4-19 On chip Oscillator Output Frequency

Name	Description		Min.	Typ.	Max.
f _{MAX}	On chip Oscillator Output Frequency (0 ~ +85°C)	GW1NSR-4/4C	118.75MHz	125MHz	131.25MHz
	On chip Oscillator Output Frequency (-40 ~ +100°C)	GW1NSR-4/4C	112.5MHz	125MHz	137.5MHz
t _{DT}	Clock Duty Cycle		43%	50%	57%
t _{OPJIT}	Clock Period Jitter		0.01UIPP	0.012UIPP	0.02UIPP

4.4.8 PLL Switching Characteristics

Table 4-20 PLL Parameters

Device	Speed Grade	Name	Min.	Max.
GW1NSR-4/ GW1NSR-4C	C7/I6 C6/I5	CLKIN	3MHZ	400MHZ
		PFD	3MHZ	400MHZ
		VCO	400MHZ	1200MHZ
		CLKOUT	3.125MHZ	600MHZ
	C5/I4	CLKIN	3MHZ	320MHZ
		PFD	3MHZ	320MHZ
		VCO	320MHZ	960MHZ
		CLKOUT	2.5MHZ	480MHZ

4.5 Cortex-M3 Electrical Specification

4.5.1 DC Characteristics

Table 4-21 Current Characteristics

Name	Description	Spec.		Unit
		Min.	Max.	
I _{VCC}	Max. current of VCC	-	100	mA
I _{VSS}	Max. current of VSS	-	≥ 100	mA
I _{INJ}	Leakage current	-	+/-5	mA

4.5.2 AC Characteristics

Table 4-22 Clock Parameters

Name	Description	Device	Spec.		Unit
			Min.	Max.	
f _{HCLK}	AHB clock frequency	GW1NSR-4C	0	80	MHz
f _{PCLK}	APB clock frequency	GW1NSR-4C	0	80	MHz

4.6 User Flash Characteristic (GW1NSR-4C/4)

4.6.1 DC Characteristics

Table 4-23 GW1NSR-4C/4 User Flash DC Characteristic

Name	Parameter	Max.		Unit	Wake-up Time	Condition
		V _{CC} ³	V _{CCX}			
Read mode (w/ 25ns) ¹	I _{CC1} ²	2.19	0.5	mA	NA	Min. Clcok period, duty cycle 100%, VIN = "1/0"
Write mode		0.1	12	mA	NA	
Erase mode		0.1	12	mA	NA	
Page Erasure Mode		0.1	12	mA	NA	
Read mode static current (25-50ns)	I _{CC2}	980	25	μA	NA	XE=YE=SE="1", between T=T _{acc} and T=50ns, I/O=0mA; later than T=50ns, read mode is turned off, and I/O current is the current of standby mode.
Standby mode	I _{SB}	5.2	20	μA	0	V _{SS} , V _{CCX} , and V _{CC}

Note!

- [1] Means the average current, and the peak value is higher than the average one.
- [2] Calculated in different T_{new} clock periods.
 - T_{new} < T_{acc} is not allowed
 - T_{new} = T_{acc}
 - T_{acc} < T_{new} - 50ns: I_{CC1} (new) = (I_{CC1} - I_{CC2})(T_{acc}/T_{new}) + I_{CC2}
 - T_{new} > 50ns: I_{CC1} (new) = (I_{CC1} - I_{CC2})(T_{acc}/T_{new}) + 50ns x I_{CC2}/T_{new} + I_{SB}
 - t > 50ns, I_{CC2} = I_{SB}
- [3] V_{CC} must be greater than 1.08V from the zero wake-up time.

4.6.2 AC Characteristics

Table 4-24 GW1NSR-4C/4 User Flash Timing Parameters

User Modes	Parameter	Name	Min.	Max.	Unit
Access time ²	WC1	T_{acc}^3	-	25	ns
	TC		-	22	ns
	BC		-	21	ns
	LT		-	21	ns
	WC		-	25	ns
Program/Erase to data storage		T_{nvs}	5	-	μs
Data storage hold time		T_{nvh}	5	-	μs
Data storage hold time (Overall erase)		T_{nvh1}	100	-	μs
Time from data storage to program setup		T_{pgs}	10	-	μs
Program hold time		T_{pgh}	20	-	ns
Program time		T_{prog}	8	16	μs
Write ready time		T_{wpr}	>0	-	ns
Erase hold time		T_{whd}	>0	-	ns
Time from control signal to write/Erase setup		T_{cps}	-10	-	ns
Time from SE to read setup		T_{as}	0.1	-	ns
E pulse high level time		T_{pws}	5	-	ns
Address/data setup time		T_{ads}	20	-	ns
Address/data hold time		T_{adh}	20	-	ns
Data hold-up time		T_{dh}	0.5	-	ns
Read mode address hold time ³	WC1	T_{ah}	25	-	ns
	TC		22	-	ns
	BC		21	-	ns
	LT		21	-	ns
	WC		25	-	ns
SE pulse low level time		T_{nws}	2	-	ns
Recovery time		T_{rcv}	10	-	μs
Data storage time		T_{hv}^4	-	6	ms
Erasure time		T_{erase}	100	120	ms
Overall erase time		T_{me}	100	120	ms
Wake-up time from power down to standby mode		T_{wk_pd}	7	-	μs
Standby hold time		T_{sbh}	100	-	ns
V_{cc} setup time		T_{ps}	0	-	ns
V_{ccx} hold time		T_{ph}	0	-	ns

Note!

- [1] The parameter values may change;

- [2] The values are simulation data only.
- [3] After XADR, YADR, XE, and YE are valid, T_{acc} start time is SE rising edge. DOUT is kept until the next valid read operation;
- [4] T_{hv} is the time between write and the next erasure. The same address can not be written twice before erasure, so does the same register. This limitation is for safety;
- [5] Both the rising edge time and falling edge time for all waveform is 1ns;
- [6] TX, YADR, XE, and YE hold time need to be T_{acc} at leaset, and T_{acc} start from SE rising edge.

4.6.3 Operation Timing Diagrams

Figure 4-1 User Flash Read Operation




Figure 4-2 User Flash Program Operation





Figure 4-3 User Flash Erase Operation

4.7 Configuration Interface Timing Specification

The GW1NSR series of FPGA products GowinCONFIG support six configuration modes: AUTO BOOT, SSPI, MSPI, DUAL BOOT, SERIAL, and CPU. For detailed information, please refer to [UG290, Gowin FPGA Products Programming and Configuration User Guide](#).

5 Ordering Information

5.1 Part Name

Note!

- For further information about package type and pin number, please refer to 2.2 Product Resources and 2.3 Package Information.
- The LittleBee® family devices and Arora family devices of the same speed level have different speed.
- Both “C” and “I” are used in GOWIN part name marking for one same device. GOWIN devices are screened using industrial standards, so one same device can be used for both industrial (I) and commercial (C) applications. The maximum temperature of the industrial grade is 100°C, and the maximum temperature of the commercial grade is 85°C. Therefore, if the same chip meets the speed level 6 in the commercial grade application, the speed level is 5 in the industrial grade application.

Figure 5-1 GW1NSR-4 Part Naming-ES




Figure 5-2 GW1NSR-4C Part Naming-ES




Figure 5-3 GW1NSR-4 Part Naming - Production





Figure 5-4 GW1NSR-4C Part Naming - Production



5.2 Package Mark

The device information of GOWINSEMI is marked on the chip surface, as shown in Figure 5-5 - Figure 5-6.

Figure 5-5 GW1NSR-4 Package Mark





Figure 5-6 GW1NSR-4C Package Mark



Note!

The first two lines in the Figures above are the “Part Number”.

