

1  
2  
3  
4  
5  
6  
7  
8  
9  
10



12  
13  
14  
15  
16  
17  
18  
19

## PICMG® EEEP

### Embedded EEPROM Base Specification

---

Draft 0.08<sub>115</sub>

October 20, 2009



**Open Modular  
Computing Specifications**

20

21  
22  
23  
24  
25  
26  
27  
28

© Copyright 2009, PCI Industrial Computer Manufacturers Group. The attention of adopters is directed to the possibility that compliance with or adoption of PICMG® specifications may require use of an invention covered by patent rights. PICMG® shall not be responsible for identifying patents for which a license may be required by any PICMG® specification or for conducting legal inquiries into the legal validity or scope of those patents that are brought to its attention. PICMG® specifications are prospective and advisory only. Prospective users are responsible for protecting themselves against liability for infringement of patents.

29

NOTICE:

30  
31  
32  
33

The information contained in this document is subject to change without notice. The material in this document details a PICMG® specification in accordance with the license and notices set forth on this page. This document does not represent a commitment to implement any portion of this specification in any company's products.

34  
35  
36  
37  
38

WHILE THE INFORMATION IN THIS PUBLICATION IS BELIEVED TO BE ACCURATE, PICMG® MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL INCLUDING, BUT NOT LIMITED TO, ANY WARRANTY OF TITLE OR OWNERSHIP, IMPLIED WARRANTY OF MERCHANTABILITY OR WARRANTY OF FITNESS FOR PARTICULAR PURPOSE OR USE.

39  
40  
41  
42

In no event shall PICMG® be liable for errors contained herein or for indirect, incidental, special, consequential, reliance or cover damages, including loss of profits, revenue, data or use, incurred by any user or any third party. Compliance with this specification does not absolve manufacturers of equipment from the requirements of safety and regulatory agencies (UL, CSA, FCC, IEC, etc.).

43  
44  
45  
46  
47

PICMG®, CompactPCI®, AdvancedTCA®, AdvancedTCA® 300, ATCA®, ATCA® 300, CompactPCI® Express, COM Express®, SHB Express®, and the PICMG, CompactPCI, AdvancedTCA, µTCA and ATCA logos are registered trademarks, and MicroTCA™, xTCA™ and AdvancedMC™ are trademarks of the PCI Industrial Computer Manufacturers Group. All other brand or product names may be trademarks or registered trademarks of their respective holders.

48  
49

# Table of Contents

<u>1 Introduction.....</u>	1
<u>1.1 Contributors.....</u>	1
<u>1.2 Name and Logo Usage.....</u>	1
<u>1.3 Intellectual Property.....</u>	2
<u>1.3.1 Necessary Claims (referring to mandatory or recommended features).....</u>	2
<u>1.3.2 Unnecessary Claims (referring to optional features or non-normative elements).....</u>	2
<u>1.3.3 Third Party Disclosures.....</u>	3
<u>1.4 Copyright Notice.....</u>	3
<u>1.5 Trademarks.....</u>	3
<u>1.6 Special Word Usage.....</u>	3
<u>1.7 Acronyms / Definitions.....</u>	4
<u>1.8 Applicable Documents and Standards.....</u>	7
<u>1.9 Statement of Compliance.....</u>	8
<u>2 General.....</u>	9
<u>3 Detection.....</u>	10
<u>3.1 Detecting EeeP EEPROM.....</u>	10
<u>3.1.1 High Level Check.....</u>	10
<u>3.1.2 Sample I2C Transfer.....</u>	10
<u>3.2 Detecting COM0 R1.0 EEPROM.....</u>	11
<u>3.2.1 High Level Check.....</u>	11
<u>3.2.2 Sample I2C Transfer.....</u>	11
<u>3.3 Identifying Device Type Standard/Extended Index .....</u>	11
<u>3.3.1 Sample I2C Transfer.....</u>	11
<u>4 EEPROM Header Components.....</u>	12
<u>4.1 Concepts.....</u>	12
<u>4.2 Common EeeP EEPROM Header.....</u>	12
<u>4.2.1 Don't Care Byte:.....</u>	12
<u>4.2.2 EEPROM ID.....</u>	13
<u>4.2.3 EeeP Specification Revision.....</u>	13
<u>4.2.4 Block Offset:.....</u>	13
<u>4.2.5 Device Descriptor Byte.....</u>	13
<u>4.3 Universal Device Identifier.....</u>	14
<u>4.3.1 Vendor ID.....</u>	14
<u>4.3.2 Device ID.....</u>	14
<u>4.3.3 Device Flavor.....</u>	14
<u>4.3.4 Device Unique Revision ID.....</u>	14

<u>5 EEPROM Header Examples.....</u>	15
<u>5.1 COM0 R2.0 Carrier Board EEPROM Header.....</u>	15
<u>5.1.1 EeeP Header.....</u>	15
<u>5.1.2 COM0 ID.....</u>	15
<u>5.1.3 Device Id.....</u>	15
<u>5.1.4 Carrier Board Type.....</u>	15
<u>5.1.5 COM0 Specification Revision.....</u>	15
<u>5.1.6 USB Descriptor Byte.....</u>	15
<u>5.1.7 SATA / SAS Device Descriptor Byte .....</u>	17
<u>5.1.8 LAN Descriptor Byte.....</u>	18
<u>5.1.9 Miscellaneous I/O Descriptor Byte.....</u>	18
<u>5.1.10 Miscellaneous I/O Descriptor Byte 2.....</u>	19
<u>5.1.11 Digital Display Interface Descriptor Byte.....</u>	19
<u>5.1.12 PCI Express Lane Descriptor Data Structure.....</u>	20
<u>5.2 COM0 R2.0 Module EEPROM Header.....</u>	23
<u>5.2.1 EeeP Header.....</u>	23
<u>5.2.2 COM0 ID.....</u>	23
<u>5.2.3 Device Id.....</u>	23
<u>5.2.4 Module Type.....</u>	23
<u>5.2.5 COM0 Specification Revision.....</u>	23
<u>5.3 Expansion EEPROM Header.....</u>	23
<u>5.3.1 Description .....</u>	23
<u>6 Dynamic Descriptor Blocks.....</u>	24
<u>6.1 Overview.....</u>	24
<u>6.2 Common Dynamic Block Header.....</u>	24
<u>6.2.1 Dynamic Block Ids.....</u>	25
<u>6.2.2 Dynamic Length/Offset .....</u>	25
<u>6.3 Express Card Topology.....</u>	25
<u>6.3.2 Examples:.....</u>	27
<u>6.4 System Information Descriptor Block.....</u>	28
<u>6.4.1 Description.....</u>	28
<u>6.5 Chassis Information Descriptor Block.....</u>	29
<u>6.5.1 Description.....</u>	29
<u>6.6 Module Information Descriptor Block.....</u>	30
<u>6.6.1 Description.....</u>	30
<u>6.7 LFP Device Descriptor Block.....</u>	31
<u>6.7.1 Description.....</u>	31
<u>6.7.2 Display Interface.....</u>	31
<u>6.7.3 Raw Data.....</u>	31

<u>6.8 Vendor Specific Block</u>	32
<u>6.8.1 Description</u>	32
<u>6.8.2 Vendor ID</u>	32
<u>6.9 CRC16 Block</u>	32
<u>6.9.1 Description</u>	32
<u>6.10 Expansion EEPROM descriptor</u>	35
<u>6.10.1 Description</u>	35
<u>7 Sample EEPROM Content</u>	36
<u>7.1 Sample Carrier Board EEPROM Content</u>	36
<u>7.1.1 COM0R20 Type 2 Carrier Board With Expansion EEPROM</u>	36
<u>7.1.2 COM0R20 Type 2 Carrier Board</u>	38
<u>7.2 Sample COM0R20 Module EEPROM Content</u>	41
<u>7.2.1 Sample 1 All in CRC</u>	41
<u>7.2.2 Sample 2 With Data outside CRC</u>	42
<u>7.3 Sample Expansion EEPROM Content</u>	44
<u>7.3.1 Sample Chassis Expansion EEPROM</u>	44
<u>8 Standard Data Formats</u>	45
<u>8.1 Compressed ASCII PNPID</u>	45
<u>8.1.1 Definition</u>	45
<u>8.1.2 Example</u>	45
<u>8.2 EEPROM Specification Revision</u>	45
<u>8.2.1 Definition</u>	45
<u>8.2.2 Examples</u>	45
<u>9 Headers</u>	46
<u>9.1 EeeP.h</u>	46
<u>9.2 COM0EEP.h</u>	54
<u>10 Revision History</u>	61

51

52

53

13  
14  
15

## Dynamic Block Structures

Common Dynamic Block Header.....	24
Express Card Extended Topology.....	26
System Info.....	28
Chassis Info.....	29
Module Information.....	30
LFP Device Descriptor.....	31
Vendor Specific.....	32
CRC .....	32
Additional EEPROM descriptor.....	35

## C Sample Code

Detect COM0 R2.0 FRUPROM.....	10
Detect COM0 R1.0 FRUPROM.....	11
Decode PCIe Link Width & Start Lane.....	21
CRC-CCITT implementation.....	33

## MASM Sample Code

Decode PCIe Link Width & Start Lane.....	22
CRC-CCITT 386 implementation.....	34

## EEPROM Header Structures

Common EEPROM Header.....	12
Universal Device Identifier .....	14
COM0 R2.0 Carrier Board EEPROM Header.....	15
Module EEPROM Header .....	23
Module EEPROM Header .....	23

## Index of Tables

Table 1-1: Terms and Definitions.....	4
Table 4-1: Device Descriptor Byte.....	13
Table 5-1: USB Descriptor Byte.....	16
Table 5-2: SATA / SAS Device Descriptor Byte.....	17
Table 5-3: LAN Descriptor Byte.....	18
Table 5-4: Miscellaneous I/O Descriptor Byte.....	19
Table 5-5: Miscellaneous I/O Descriptor Byte2.....	19
Table 5-6: Digital Display Interface Descriptor Byte.....	20
Table 5-7: PCI Express Lane Descriptor Nibble Descriptor.....	21
Table 5-8: PCI Express Valid Starting Lane Configurations.....	21
Table 6-1: Com Express Ports.....	26
Table 6-2: Express Card Block Example 1.....	27
Table 6-3: Express Card Block Example 2.....	27
Table 6-4: System Information Descriptor Block Example.....	28
Table 6-5: Module Information Descriptor Block Example.....	29
Table 6-6: Chassis Information Descriptor Block Example.....	30
Table 6-7: LFP Device Descriptor Block Example.....	31
Table 6-8: Vendor Specific Block Example.....	32
Table 6-9: CRC16 Block Example.....	33
Table 6-10: Expansion EEPROM descriptor Example.....	35
Table 7-1: COM0R20 Type 2 Carrier Board With Expansion EEPROM.....	36
Table 7-2: COM0R20 Type 2 Carrier Board .....	38
Table 7-3: Sample 1 All in CRC.....	41
Table 7-4: Sample 2 With Data outside CRC.....	42
Table 7-5: Sample Chassis Expansion EEPROM.....	44

58

# 1 Introduction

59

## 1.1 Contributors

60

The following companies were members of the COM Express™ subcommittee and participated in developing this specification:

~~ED82~~ OR Note: list of active companies at the time this is being updated

63

- Kontron

64

## 1.2 Name and Logo Usage

65

The PCI Industrial Computer Manufacturers Group policies regarding the use of its logos and trademarks are as follows:

67

Permission to use the PICMG® organization logo is automatically granted to designated members only as stipulated on the most recent Membership Privileges document (available at [www.picmg.org](http://www.picmg.org)) during the period of time for which their membership dues are paid.

Nonmembers may not use the PICMG® organization logo.

71

The PICMG® organization logo must be printed in black or color as shown in the files available for download from the member's side of the Web site. Logos with or without the "Open Modular Computing Specifications" banner can be used. Nothing may be added or deleted from the PICMG® logo.

75

The use of the COM Express logo is a privilege granted by the PICMG® organization to companies who have purchased the relevant specifications (or acquired them as a member benefit), and that believe their products comply with these specifications. Manufacturers' distributors and sales representatives may use the COM Express logo in promoting products sold under the name of the manufacturer. Use of the logos by either members or non-members implies such compliance. Only PICMG Executive and Associate members may use the PICMG® logo. PICMG® may revoke permission to use logos if they are misused. The COM Express logo can be found on the PICMG web site, [www.picmg.org](http://www.picmg.org).

83

The COM Express™ logo must be used exactly as shown in the files available for download from the PICMG® Web site. The aspect ratios of the logos must be maintained, but the sizes may be varied. Nothing may be added to or deleted from the COM Express™ logo.

87

The PICMG® name and logo and the COM Express name and logo are registered trademarks of PICMG®. Registered trademarks must be followed by the ® symbol, and the following statement must appear in all published literature and advertising material in which the logo appears:

91

PICMG, the COM Express name and logo and the PICMG logo are registered trademarks of the PCI

94

*Industrial Computers Manufacturers Group.*

95

### **1.3 Intellectual Property**

---

96  
97  
98

The Consortium draws attention to the fact that it is claimed that compliance with this specification may involve the use of a patent claim(s) ("IPR"). The Consortium takes no position concerning the evidence, validity or scope of this IPR.

99  
100  
101  
102

The holder of this IPR has assured the Consortium that it is willing to license or sublicense all such IPR to those licensees (Members and non-Members alike) desiring to implement this specification. The statement of the holder of this IPR to such effect has been filed with the Consortium.

103  
104  
105

Attention is also drawn to the possibility that some of the elements of this specification **may** be the subject of IPR other than those identified below. The Consortium **shall** not be responsible for identifying any or all such IPR.

106  
107

No representation is made as to the availability of any license rights for use of any IPR inherent in this specification for any purpose other than to implement this specification.

108  
109  
110  
111  
112

This specification conforms to the current PICMG® Intellectual Property Rights Policy and the Policies and Procedures for Specification Development and does not contain any known intellectual property that is not available for licensing under Reasonable and Non-discriminatory terms. In the course of Membership Review the following disclosures were made:

113

#### **1.3.1 Necessary Claims (referring to mandatory or recommended features)**

114

No disclosures in this category were made during subcommittee review.

115

#### **1.3.2 Unnecessary Claims (referring to optional features or non-normative elements)**

116

No disclosures in this category were made during subcommittee review.

25

2

26

27

117 **1.3.3 Third Party Disclosures**

118 (Note that third party IPR submissions do not contain any claim of willingness to license the  
 119 IPR.)

120 No disclosures in this category were made during subcommittee review.

121 Refer to PICMG® IPR Policies and Procedures and the company owner of the patent for  
 122 terms and conditions of usage.

123 PICMG® makes no judgment as to the validity of these claims or the licensing terms  
 124 offered by the claimants.

125 THIS SPECIFICATION IS BEING OFFERED WITHOUT ANY WARRANTY  
 126 WHATSOEVER, AND IN PARTICULAR, ANY WARRANTY OF NON-INFRINGEMENT IS  
 127 EXPRESSLY DISCLAIMED. ANY USE OF THIS SPECIFICATION SHALL BE MADE  
 128 ENTIRELY AT THE IMPLEMENTER'S OWN RISK, AND NEITHER THE CONSORTIUM,  
 129 NOR ANY OF ITS MEMBERS OR SUBMITTERS, SHALL HAVE ANY LIABILITY  
 130 WHATSOEVER TO ANY IMPLEMENTER OR THIRD PARTY FOR ANY DAMAGES OF  
 131 ANY NATURE WHATSOEVER, DIRECTLY OR INDIRECTLY, ARISING FROM THE USE  
 132 OF THIS SPECIFICATION.

133 Compliance with this specification does not absolve manufacturers of COM Express™  
 134 equipment from the requirements of safety and regulatory agencies (UL, CSA, FCC, IEC,  
 135 etc.).

136 PICMG® and the COM Express™ logos are trademarks of the PCI Industrial Computer  
 137 Manufacturers Group.

138 All other brand or product names may be trademarks or registered trademarks of their  
 139 respective holder.

140 **1.4 Copyright Notice**

141 Copyright © 2009, PICMG. All rights reserved. All text, pictures and graphics are protected  
 142 by copyrights. No copying is permitted without written permission from PICMG.

143 PICMG has made every attempt to ensure that the information in this document is accurate  
 144 yet the information contained within is supplied "as-is".

145 **1.5 Trademarks**

146 Intel and Pentium are registered trademarks of Intel Corporation. ExpressCard is a  
 147 registered trademark of Personal Computer Memory Card International Association  
 148 (PCMCIA). PCI Express is a registered trademark of Peripheral Component Interconnect  
 149 Special Interest Group (PCI-SIG). COM Express is a registered trademark of PCI Industrial  
 150 Computer Manufacturers Group (PICMG). I2C is a registered trademark of NXP  
 151 Semiconductors. CompactFlash is a registered trademark of CompactFlash Association.  
 152 Winbond is a registered trademark of Winbond Electronics Corp. AVR is a registered  
 153 trademark of Atmel Corporation. Microsoft®, Windows®, Windows NT®, Windows CE and  
 154 Windows XP® are registered trademarks of Microsoft Corporation. VxWorks is a registered  
 155 trademark of WindRiver. All product names and logos are property of their owners.

156 **1.6 Special Word Usage**

157 Mandatory features are indicated by the use of the word "***shall***."

158 Recommended features are indicated by the use of the word "***should***."

159 Optional features are indicated by the use of the word “**may**.”

160 **1.7 Acronyms / Definitions**

---

161 **Table 1-1: Terms and Definitions**

Term	Definition
<b>a.out</b>	a.out is a file format used in older versions of Unix-like computer operating systems for executable, object code, and, in later systems, shared libraries. The name stands for assembler output
<b>AC '97</b>	Audio CODEC (Coder-Decoder)
<b>ACPI</b>	Advanced Configuration Power Interface – standard to implement power saving modes in PC-AT systems
<b>Atomic Error Checking</b>	This is used here to refer to the mechanism of validating all arguments before modifications are carried out.
<b>Basic Module</b>	COM Express™ 125mm x 95mm Module form factor.
<b>BBS</b>	Bios Boot Specification.
<b>BIOS</b>	Basic Input Output System – firmware in PC-AT system that is used to initialize system components before handing control over to the operating system.
<b>Big-endian</b>	Register Value: 0xA0B0C0D Memory Order: 0x0A, 0x0B, 0x0C, 0x0D The most significant byte ( <i>MSB</i> ) value, which is 0x0A in our example, is stored at the memory location with the lowest address, the next byte value in significance, 0x0B, is stored at the following memory location and so on. This is akin to Left-to-Right reading in hexadecimal order.
<b>Carrier Board</b>	An application specific circuit board that accepts a COM Express™ Module.
<b>CCTV</b>	Closed Circuit Television
<b>CVBS</b>	Composite Video Baseband Signal
<b>Compact Module</b>	COM Express™ 95x95 Module form factor
<b>DDC</b>	Display Data Control – VESA (Video Electronics Standards Association) standard to allow identification of the Dynamic of a VGA monitor
<b>DIMM</b>	Dual In-line Memory Module
<b>DisplayPort</b>	DisplayPort is a digital display interface standard put forth by the Video Electronics Standards Association (VESA). It defines a new license free, royalty free, digital audio/video interconnect, intended to be used primarily between a computer and its display monitor.
<b>DRAM</b>	Dynamic Random Access Memory
<b>DVI</b>	Digital Visual Interface - a Digital Display Working Group (DDWG) standard that defines a standard video interface supporting both digital and analog video signals. The digital signals use TMDS.
<b>EAPI</b>	<ul style="list-style-type: none"> <li>• Embedded Application Programming Interface</li> </ul> <p>Software interface for COM Express specific industrial functions</p> <ul style="list-style-type: none"> <li>• System information</li> <li>• Watchdog timer</li> <li>• I2C Bus</li> <li>• Flat Panel brightness control</li> <li>• User storage area.</li> <li>• GPIO</li> </ul>
<b>eDP</b>	Embedded Display Port.
<b>EEPROM</b>	Electrically Erasable Programmable Read-Only Memory
<b>EFI</b>	Extensible Firmware Interface(Next Generation BIOS)
<b>EFI BIOS</b>	Used to explicitly distinguish EFI and Legacy BIOS.
<b>EFP</b>	External Flat Panel
<b>Extended Module</b>	COM Express™ 155mm x 110mm Module form factor.
<b>FR4</b>	A type of fiber-glass laminate commonly used for printed circuit boards.
<b>Gb</b>	Gigabit
<b>GBE</b>	Gigabit Ethernet
<b>GPI</b>	General Purpose Input
<b>GPIO</b>	General Purpose Input Output

Term	Definition
<b>GPO</b>	General Purpose Output
<b>HDA</b>	Intel High Definition Audio (HD Audio) refers to the specification released by Intel in 2004 for delivering high definition audio that is capable of playing back more channels at higher quality than AC97.
<b>HDMI</b>	High Definition Multimedia Interface
<b>I<sup>2</sup>C</b>	Inter Integrated Circuit – 2 wire (clock and data) signaling scheme allowing communication between integrated circuits, primarily used to read and load register values.
<b>IDE</b>	Integrated Device Electronics – parallel interface for hard disk drives – also known as PATA
<b>Legacy Device</b>	Relics from the PC-AT computer that are not in use in contemporary PC systems: primarily the ISA bus, UART-based serial ports, parallel printer ports, PS-2 keyboards, and mice. Definitions vary as to what constitutes a legacy device. Some definitions include IDE as a legacy device.
<b>LAN</b>	Local Area Network
<b>Little-endian</b>	Register Value: 0xA0B0C0D Memory Order: 0x0D, 0x0C, 0x0B, 0x0A The least significant byte ( <i>LSB</i> ) value, 0x0D, is at the lowest address. The other bytes follow in increasing order of significance.
<b>LFP</b>	Local Flat Panel
<b>LPC</b>	Low Pin-Count Interface: a low speed interface used for peripheral circuits such as Super I/O controllers, which typically combine legacy-device support into a single IC.
<b>LS</b>	Least Significant
<b>LVDS</b>	Low Voltage Differential Signaling – widely used as a physical interface for TFT flat panels. LVDS can be used for many high-speed signaling applications. In this document, it refers only to TFT flat-panel applications.
<b>MS</b>	Most Significant
<b>NA</b>	Not Available
<b>NC</b>	No Connect
<b>NTSC</b>	National Television Standards Committee – video broadcast standard used in North America
<b>OEM</b>	Original Equipment Manufacturer
<b>PAL</b>	Phase Alternating Line – video broadcast standard used in many European countries.
<b>PATA</b>	Parallel AT Attachment – parallel interface standard for hard-disk drives – also known as IDE, AT Attachment, and as ATA
<b>PC-AT</b>	“Personal Computer – Advanced Technology” – an IBM trademark term used to refer to Intel x86 based personal computers in the 1990s
<b>PCB</b>	Printed Circuit Board
<b>PCI</b>	Peripheral Component Interface
<b>PCI Express</b>	Peripheral Component Interface Express – next-generation high speed Serialized I/O bus
<b>PCIE</b>	
<b>PEG</b>	PCI Express Graphics
<b>PHY</b>	Ethernet controller physical layer device
<b>Pin-out Type</b>	A reference to one of six COM Express™ definitions for the signals that appear on the COM Express™ Module connector pins.
<b>PNPID</b>	Microsoft Plug-And-Play ID (PNP ID). This ID can be registered at the Microsoft web page ( <a href="http://www.microsoft.com/whdc/system/pnppwr/pnp/pnpid.mspx">http://www.microsoft.com/whdc/system/pnppwr/pnp/pnpid.mspx</a> ) free of charge. The PNP ID Format is XXX where 'A'<=X<='Z'
<b>PS2</b> <b>PS2 Keyboard</b> <b>PS2 Mouse</b>	“Personal System 2” - an IBM trademark term used to refer to Intel x86 based personal computers in the 1990s. The term survives as a reference to the style of mouse and keyboard interface that were introduced with the PS2 system.
<b>R<sub>a</sub></b>	Roughness Average – a measure of surface roughness, expressed in units of length.
<b>ROM</b>	Read Only Memory – a legacy term – often the device referred to as a ROM can actually be written to, in a special mode. Such writable ROMs are sometimes called Flash ROMs. BIOS is stored in ROM or Flash ROM.
<b>RTC</b>	Real Time Clock – battery backed circuit in PC-AT systems that keeps system time and date as well as certain system setup parameters
<b>SAS</b>	Serial Attached SCSI – high speed serial version of SCSI
<b>SCSI</b>	Small Computer System Interface – an interface standard for high end disk drives and other computer peripherals
<b>SPD</b>	Serial Presence Detect – refers to serial EEPROM on DRAMs that has DRAM Module configuration information
<b>SPI</b>	Serial Peripheral Interface

## Introduction

<b>Term</b>	<b>Definition</b>												
<b>SO-DIMM</b>	Small Outline Dual In-line Memory Module												
<b>S0, S1, S2, S3, S4, S5</b>	System states describing the power and activity level <table style="margin-left: 20px;"> <tr> <td>S0</td><td>Full power, all devices powered</td></tr> <tr> <td>S1</td><td></td></tr> <tr> <td>S2</td><td></td></tr> <tr> <td>S3 Suspend to RAM</td><td>System context stored in RAM; RAM is in standby</td></tr> <tr> <td>S4 Suspend to Disk</td><td>System context stored on disk</td></tr> <tr> <td>S5 Soft Off</td><td>Main power rail off, only standby power rail present</td></tr> </table>	S0	Full power, all devices powered	S1		S2		S3 Suspend to RAM	System context stored in RAM; RAM is in standby	S4 Suspend to Disk	System context stored on disk	S5 Soft Off	Main power rail off, only standby power rail present
S0	Full power, all devices powered												
S1													
S2													
S3 Suspend to RAM	System context stored in RAM; RAM is in standby												
S4 Suspend to Disk	System context stored on disk												
S5 Soft Off	Main power rail off, only standby power rail present												
<b>SATA</b>	Serial AT Attachment: serial-interface standard for hard disks												
<b>SDVO</b>	Serialized Digital Video Output – Intel defined format for digital video output that can be used with Carrier Board conversion ICs to create parallel, TMDS, and LVDS flat-panel formats as well as NTSC and PAL TV outputs												
<b>SM Bus</b>	System Management Bus												
<b>Super I/O</b>	An integrated circuit, typically interfaced via the LPC bus that provides legacy PC I/O functions including PS2 keyboard and mouse ports, serial and parallel port(s) and a floppy interface.												
<b>TFT</b>	Thin Film Transistor – refers to technology used in active matrix flat-panel displays, in which there is one thin film transistor per display pixel.												
<b>TMDS</b>	Transition Minimized Differential Signaling - a digital signaling protocol between the graphics subsystem and display. TMDS is used for the DVI digital signals.												
<b>TPM</b>	Trusted Platform Module, chip to enhance the security features of a computer system.												
<b>USB</b>	Universal Serial Bus												
<b>VGA</b>	Video Graphics Adapter – PC-AT graphics adapter standard defined by IBM.												
<b>WDT</b>	Watch Dog Timer.												
<b>XAUI</b>	10 Gigabit / sec Attachment Unit Interface.												

162

---

## 1.8 Applicable Documents and Standards

---

163 The following publications are used in conjunction with this standard. When any of the  
 164 referenced specifications are superseded by an approved revision, that revision **shall**  
 165 apply. All documents **may** be obtained from their respective organizations.

- 166 • Advanced Configuration and Power Interface Specification Revision 4.0, June 16, 2009  
 167 Copyright © 1996-2003 Compaq Computer Corporation, Intel Corporation, Microsoft  
 168 Corporation, Phoenix Technologies Ltd., Toshiba Corporation. All rights reserved.  
 169 <http://www.acpi.info/>
- 170 • ANSI/TIA/EIA-644-A-2001: Electrical Characteristics of Low Voltage Differential  
 171 Signaling (LVDS) Interface Circuits, January 1, 2001. <http://www.ansi.org/>
- 172 • ANSI INCITS 361-2002: AT Attachment with Packet Interface - 6 (ATA/ATAPI-6),  
 173 November 1, 2002. <http://www.ansi.org/>
- 174 • ANSI INCITS 376-2003: American National Standard for Information Technology –  
 175 Serial Attached SCSI (SAS), October 30, 2003. <http://www.ansi.org/>
- 176 • Audio Codec '97 Revision 2.3 Revision 1.0, April 2002 Copyright © 2002 Intel  
 177 Corporation. All rights reserved.  
 178 download.intel.com/support/motherboards/desktop/sb/ac97\_r23.pdf
- 179 • Display Data Channel Command Interface (DDC/CI) Standard (formerly DDC2Bi)  
 180 Version 1, August 14, 1998 Copyright © 1998 Video Electronics Standards Association.  
 181 All rights reserved. <http://www.vesa.org/summary/sumddcci.htm>
- 182 • ExpressCard® Standard 2.0, June 2009 Copyright © 2009 PCMCIA. All rights  
 183 reserved. <http://www.expresscard.org/>
- 184 • HDA - High Definition Audio Specification, Revision 1.0, April 15, 2004  
 185 Copyright © 2002 Intel Corporation. All rights reserved.  
 186 http://www.intel.com/standards/hdaudio/
- 187 • IEEE 802.3-2005, IEEE Standard for Information technology, Telecommunications and  
 188 information exchange between systems-Local and metropolitan area networks-Specific  
 189 requirements – Part 3: Carrier Sense Multiple Access with Collision Detection  
 190 (CSMA/CD) Access Method and Physical Layer Specifications.” <http://www.ieee.org>
- 191 • IEEE 802.3ae (Amendment to IEEE 802.3-2005), Part 3: Carrier Sense Multiple  
 192 Access with Collision Detection (CSMA/CD) Access Method and Physical Layer  
 193 Specifications, Amendment: Media Access Control (MAC) Parameters, Physical  
 194 Layers, and Management Parameters for 10 Gb/s Operation. <http://www.ieee.org>
- 195 • Intel Low Pin Count (LPC) Interface Specification Revision 1.1, August 2002 Copyright  
 196 © 2002 Intel Corporation. All rights reserved.  
 197 <http://developer.intel.com/design/chipsets/industry/lpc.htm>
- 198 • PCI Express Base Specification Revision 2.0, December 20, 2006, Copyright © 2002-  
 199 2006 PCI Special Interest Group. All rights reserved. <http://www.pcisig.com/>
- 200 • PCI Express Card Electromechanical Specification Revision 2.0, April 11, 2007,  
 201 Copyright © 2002-2007 PCI Special Interest Group. All rights reserved.  
 202 <http://www.pcisig.com/>
- 203 • PCI Local Bus Specification Revision 3.0, February 3, 2004 Copyright © 1992, 1993,  
 204 1995, 1998, and 2004 PCI Special Interest Group. All rights reserved.  
 205 <http://www.pcisig.com/>
- 206 • PICMG® Policies and Procedures for Specification Development, Revision 2.0,  
 207 September 14, 2004, PCI Industrial Computer Manufacturers Group (PICMG®), 401  
 208 Edgewater Place, Suite 500, Wakefield, MA 01880 USA, Tel: 781.224.1100, Fax:  
 209 781.224.1239. <http://www.picmg.org/>

- 210     • [PICMG® EAPI - Embedded Application Software Interface Specification, Revision 1.0,](http://www.picmg.org/)  
211                 [2009, PCI Industrial Computer Manufacturers Group \(PICMG®\), 401 Edgewater Place,](http://www.picmg.org/)  
212                 [Suite 500, Wakefield, MA 01880 USA, Tel: 781.224.1100, Fax: 781.224.1239.](http://www.picmg.org/)  
213                 <http://www.picmg.org/>
- 214     • SDIO, Secure Digital Input/Output  
215                 SD Specifications Part E1 SDIO Specification Version 2.00, February 8, 2007  
216                 Copyright 2007 SD Card Association  
217                 <http://www.sdcards.org>
- 218     • Serial ATA: High Speed Serialized AT Attachment Revision 1.0a January 7, 2003  
219                 Copyright © 2000-2003, APT Technologies, Inc., Dell Computer Corporation, Intel  
220                 Corporation, Maxtor Corporation, Seagate Technology LLC. All rights reserved.  
221                 <http://www.sata-io.org/>
- 222     • Smart Battery Data Specification Revision 1.1, December 11, 1998.  
223                 [www.sbs-forum.org](http://www.sbs-forum.org)
- 224     • System Management Bus (SMBus) Specification Version 2.0, August 3, 2000  
225                 Copyright © 1994, 1995, 1998, 2000 Duracell, Inc., Energizer Power Systems, Inc.,  
226                 Fujitsu, Ltd., Intel Corporation, Linear Technology Inc., Maxim Integrated Products,  
227                 Mitsubishi Electric Semiconductor Company, PowerSmart, Inc., Toshiba Battery Co.  
228                 Ltd., Unitrode Corporation, USAR Systems, Inc. All rights reserved.  
229                 <http://www.smbus.org/>
- 230     • USB 3.0 Specification, Revision 1.0, November 12, 2008, 2000  
231                 Copyright © 2007-2008 Hewlett-Packard Company, Intel Corporation, , Microsoft  
232                 Corporation, NEC Corporation, ST-NXP Wireless and Texas Instruments. All rights  
233                 reserved.  
234                 <http://www.usb.org/>
- 235     • [SPI, Serial Peripheral Interface Bus](http://elm-chan.org/docs/spi_e.html)  
236                 [http://elm-chan.org/docs/spi\\_e.html](http://elm-chan.org/docs/spi_e.html)
- 237     • Trusted Platform Module (TPM), Trusted Computing Group Specification 1.2 Revision  
238                 103, July 9, 2007, <http://www.trustedcomputinggroup.org>
- 239     • DisplayPort Standard Version 1.1 <http://www.vesa.org>
- 240     • High-Definition Multimedia Interface specification version 1.3 <http://www.hDMI.org>

---

## 241     **1.9 Statement of Compliance**

---

242     Statements of compliance with this specification take the form specified in the PICMG®  
243     Policies and Procedures for Specification Development:

244     “This product provides software support for PICMG® EeEP Revision 1.0.”

245     Products making this simple claim of compliance must provide, at a minimum, all features  
246     defined in this specification as being mandatory by the use of the keyword “*shall*” in the  
247     body of the specification. Such products *may* also provide recommended features  
248     associated with the keyword “*should*” and permitted features associated with the keyword  
249     “*may*” as well.

250     Because the specification provides for a number of recommended and permitted features  
251     beyond the mandatory minimum set and a wide range of performance Dynamic, more  
252     complete descriptions of product compliance are encouraged

253

## 2 General

254  
255

The purpose of this specification is to provide a standardized method for data storage using EEPROMs in modern Multi-Vendor environments.

256

## 3 Detection

257

### 3.1 Detecting EeeP EEPROM

258

#### 3.1.1 High Level Check

```
if (!memcmp (
    &EeePEEP[0x01]
    "3P"
    0x02
)
{
    // Found EeeP EEPROM
}
C_SAMPLE 1: Detect COM0 R2.0 FRUPROM
```

260

#### 3.1.2 Sample I2C Transfer

261

Device Address : 0xAE(0x57)

262

Index Type : Standard

263

Start<0x57><W>Ack<0x00>Ack

264

Start<0x57><R>Ack<0xXX>Ack<'3'>Ack<'P'>Ack<'0x10'>Nak Stop

265

Device Address : 0xAE(0x57)

266

Index Type : Extended

267

Start<0x57><W>Ack<0x00>Ack<0x00>Ack

268

Start<0x57><R>Ack<0xXX>Ack<'3'>Ack<'P'>Ack<'0x10'>Nak Stop

269

XX is used to designate don't care, byte.

270

271

### 3.2 Detecting COM0 R1.0 EEPROM

272

#### 3.2.1 High Level Check

```

if (!memcmp(
    &COM0EEP[0xE0],
    "COMExpressConfig",
    0x10
)
{
    // Found COM0R10 EEPROM
}
C_SAMPLE 2: Detect COM0 R1.0 FRUPROM

```

274       **3.2.2 Sample I2C Transfer**

275           Device Address : 0xAE(0x57)  
 276           Index Type   : Standard  
 277              Start<0x57><W>Ack<0xE0>Ack  
 278              Start<0x57><R>Ack<'C'>Ack<'O'>Ack<'M'>Ack<'E'>Ack<'x'>Ack<'p'>Ack  
 279              <'r'>Ack<'e'>Ack<'s'>Ack<'s'>Ack<'C'>Ack<'o'>Ack  
 280              <'n'>Ack<'f'>Ack<'i'>Ack<'g'>Nak Stop

---

281       **3.3 Identifying Device Type Standard/Extended Index**

---

282       **3.3.1 Sample I2C Transfer**

283           Device Address : 0xAE(0x57)  
 284           Index Type   : Unknown  
 285              Start<0x57><W>Ack<0x00>Ack<0x01>Ack  
 286              Start<0x57><R>Ack<'3'>Ack<'P'>Ack<'0x10'>Ack<'0xXX'>Ack<'DeviceDesc'>Nak  
 287              Stop  
 288

289       **3.3.1.1 Standard Indexed Device**

290       With a Standard Indexed device the MSB Of the Extended Index is uses as the Complete  
 291       Index and the LSB is written to the Don't care Byte of the EEPROM, causing an increment  
 292       to the internal counter. Starting the Read operation at Device Offset 0x01.The Device  
 293       Descriptor at offset 5 can then be used to interpret the Device correct method of device  
 294       access.

295       **3.3.1.2 Extended Indexed Device**

296       With an Extended Indexed device the Index is programed as normal. Starting the Read  
 297       operation at Device Offset 0x0001.

298

299

## 4 EEPROM Header Components.

300

### 4.1 Concepts

301 There are multiple goals for an EEPROM header. One of the primary goals is to provide a  
 302 mechanism for content Identification. This goal is achieved through inclusion of a header  
 303 Id. A Secondary Goal is to provide information at fixed offsets. The purpose of providing  
 304 information at fixed offsets is to allow for easier access. One of the costs of storing dynamic  
 305 information in an EEPROM is that at an early system state it may not be convenient or  
 306 possible to parse complex structures or hierarchies in order to extract information. To this  
 307 extend it is advisable to segregate the information we wish to store in EEPROMs into 2  
 308 categories. Low Cost Access Information and Normal Cost Access Information. The Low  
 309 Cost Access Information may be stored in the EEPROM Header. To Prevent Contention  
 310 Header space is allocated in the following order.

- 311 1. EeeP Specific Header components.  
 312 2. Platform Specific Header Additions.  
 313 3. Vendor Specific Header Additions.

314

### 4.2 Common EeeP EEPROM Header

```
typedef struct EeePCmn_s {
    uint8_t      DontCareByte; /* 0x00 Don't Care Byte
                                *          The purpose of this
                                *          Byte is to reduce the Damage
                                *          Extended Index read access is
                                *          used on a Standard Index Device
                                */
    uint8_t      EepId[2] ; /* 0x01 3P   */
    #define EEEP_EEPROM_MARKER "3P"
    uint8_t      SpecRev ; /* 0x03 EeeP Specification Revision
                                */
    uint8_t      BlkOffset ; /* 0x04 Absolute Offset to
                                *          First Dynamic Block
                                *          in words(2 bytes)
                                */
    uint8_t      DeviceDesc ; /* 0x05 Device Descriptor
                                */
}EeePCmn_t;
EEP_HDR_C_STRUCT 1: Common EEPROM Header
```

316

#### 4.2.1 Don't Care Byte:

317  
 318  
 319  
 320

The purpose of this Byte is to reduce the damage, should the incorrect access method be used on a standard EEPROM. I.E. extended Index read access is used to read from a Standard Index Device. In this scenario the second Command/Index byte is interpreted as a Data byte and is written to the MSB Index.

55

12

PICMG EeeP Embedded EEPROM Base Specification

56

Draft 0.08 / October 20, 2009 (file PICMG EeeP Embedded EEPROM Base Specification rev D0\_08 / 115)

57

DRAFT Version - Do Not Design To/Do Not Claim Compliance To/Do Not Distribute This Document

321 **4.2.2 EEPROM ID**

322 EEPROM Identifier. Defined as ASCII “3P”. To allow EEPROM Identification.

323 **4.2.3 EeeP Specification Revision.**

See 8.2 EEPROM Specification Revision. on page 45.

324 **4.2.4 Block Offset:**325 Absolute offset from the start of the EEPROM to the first Dynamic Block. If 0 Dynamic  
326 Blocks Aren't supported. It is measured in units of 2 bytes.327 **4.2.5 Device Descriptor Byte**328 **Table 4-1: Device Descriptor Byte**

Bits	Description	Values	Meaning
5 - 7	Page Write Length/Alignment The Maximum number of internal low order address bits auto incremented on page writes	0	1 Byte
		1	8 Bytes
		2	16 Bytes
		3	32 Bytes
		4	64 Bytes
		5	128 Bytes
		6	256 Bytes
		7	512 Bytes
4	Standard/Extended Index	0	Standard Index/Command
		1	Extended Index/Command
0 - 3	Device Size Size $2^8(8+n)$ Bytes (256 << n) Bytes  Addressable Bytes Standard Index 8bit - 11Bit Extended Index 16bit - 19Bit 2048 KBit - 4096 MBit 256 Bytes - 512 KBytes	0x01	256 Bytes 2 Kbits
		0x02	512 Bytes 4 Kbits
		0x03	1 KBytes 8 Kbits
		0x04	2 KBytes 16 Kbits
		0x05	4 KBytes 32 Kbits
		0x06	8 KBytes 64 Kbits
		0x07	16 KBytes 128 Kbits
		0x08	32 KBytes 256 Kbits
		0x09	64 KBytes 512 Kbits
		0x0A	128 KBytes 1 Mbits
		0x0B	256 KBytes 2 Mbits
		0x0C	512 KBytes 4 Mbits
		0x0D - 0x0F	Reserved

### 4.3 Universal Device Identifier

```
typedef struct UDIDEEP_s{
    uint8_t VendId[2] ; /* 0x06 Vendor Unique PNPID */
    uint8_t DeviceId[2]; /* 0x08 Vendor Specific Device ID */
    uint8_t DeviceFlav ; /* 0x0A Device Specific Flavor ID */
    uint8_t RevId       ; /* 0x0B Device Specific Revision ID */
}UDIDEEP_t;
```

*EEP\_HDR\_C\_STRUCT 2: Universal Device Identifier*

331 Standardized compact mechanism to uniquely identify device revisions. The Vendor ID  
 332 and Device ID can combined to form a PNP-ISA ID. The Primary goal of this structure is to  
 333 provide a standardized mechanism for dealing with eccentric device behavior, by allowing  
 334 easy identification.

335 **4.3.1 Vendor ID**

336 Compressed ASCII PNPID(see chapter 8.1 page 45).

337 **4.3.2 Device ID**

338 Vendor Assigned 16Bit value to uniquely Identify all products. Stored In 'Big-endian' (see  
 339 page 4).

340 **4.3.3 Device Flavor**

341 Vendor Assigned 8Bit value to distinguish product flavors I.E. to distinguish stuffing options.

342 **4.3.4 Device Unique Revision ID**

343 Vendor Assigned Device Revision ID. No attempt is made here to give significance to this  
 344 value. No assumptions should be made as to the meaning of this value, not even the  
 345 assumption that higher digits mean newer product revisions. This is to allow for the  
 346 complex nature of product revisions in the embedded market. I.E. the following mapping is  
 347 allowed.

RID	Board Revision
0	0,5
1	1
2	1,1
3	1.0.1
4	1.0.1.2

348

## 5 EEPROM Header Examples

349

### 5.1 COM0 R2.0 Carrier Board EEPROM Header

```

typedef struct COM0R20_CB_s {
    EeePCmn_t    EeePHdr ; /* 0x00 EeeP Common Header */
    uint8_t     GenId[4] ; /* 0x06 "COM0" */
    UDIDEep_t    DevId   ; /* 0x0C Unique Device Id */
    uint8_t     CBTType ; /* 0x10 Carrier Board Type */
    uint8_t     SpecRev ; /* 0x11 COM0 Specification Revision */
    uint8_t     UsbDesc ; /* 0x12 USB Descriptor Byte */
    uint8_t     SasDesc ; /* 0x13 LAN Descriptor Byte */
    uint8_t     LanDesc ; /* 0x14 LAN Descriptor Byte */
    uint8_t     MiscIo1; /* 0x15 Miscellaneous I/O Descriptor Byte 1 */
    uint8_t     MiscIo2; /* 0x16 Miscellaneous I/O Descriptor Byte 2 */
    uint8_t     DDIDesc; /* 0x17 Digital Display Interface Descriptor
                           * Byte
                           */
    uint8_t     Reserved0; /* 0x18 Reserved */
    uint8_t     Reserved1; /* 0x19 Reserved */
    uint8_t     LaneMap[16]; /* 0x1A PCI Express Lane Information */
} COM0R20_CB_t;

```

*EEP\_HDR\_C\_STRUCT 3: COM0 R2.0 Carrier Board EEPROM Header*

351

#### 5.1.1 EeeP Header

352

Standard EeeP EEPROM Header

353

#### 5.1.2 COM0 ID

354

COM0 Header Id to allow for identification of COM0 Specific Header Content.

355

#### 5.1.3 Device Id

356

Unique Device Identification Structure. To allow Identification of COM0 Carrier Board.

357

#### 5.1.4 Carrier Board Type.

358

Carrier Board Type.

359

#### 5.1.5 COM0 Specification Revision.

360

See 8.2 EEPROM Specification Revision. on page 45.

361

#### 5.1.6 USB Descriptor Byte

362  
363  
364

The configuration EEPROM **shall** use one byte to indicate how many USB ports the Carrier Board uses. Note that per the Module fill order, described in Section 3.3 of this document, the USB ports **shall** be populated in a low to high manner.

64  
65  
66

**Table 5-1: USB Descriptor Byte**

<b>Bits</b>	<b>Description</b>	<b>Values</b>	<b>Meaning</b>
7	Reserved	0	
4 - 6	USB 3.0 Port Count.	0	No Ports Implemented
		1	1 Port Implemented
		...	
		4	4 Ports Implemented
		0	No Ports Implemented
0 - 3	USB Port Count	1	1 Port Implemented
		...	
		8	8 Ports Implemented
		0	No Ports Implemented

366

367 **5.1.7 SATA / SAS Device Descriptor Byte**

368 The configuration EEPROM ***shall*** use a byte to indicate how many SATA and SAS devices  
 369 the Carrier Board uses, per the following table.

370

**Table 5-2: SATA / SAS Device Descriptor Byte**

Channel Number	Bit	Description	Values	Meaning
SATA / SAS Channel 4	7	Port Type	0	SATA Device
			1	SAS Device
	6	Port Implemented	0	Not Implemented
			1	Implemented
SATA / SAS Channel 3	5	Port Type	0	SATA Device
			1	SAS Device
	4	Port Implemented	0	Not Implemented
			1	Implemented
SATA / SAS Channel 2	3	Port Type	0	SATA Device
			1	SAS Device
	2	Port Implemented	0	Not Implemented
			1	Implemented
SATA / SAS Channel 1	1	Port Type	0	SATA Device
			1	SAS Device
	0	Port Implemented	0	Not Implemented
			1	Implemented

70

71

72

371 **5.1.8 LAN Descriptor Byte**

372 The configuration EEPROM ***shall*** use one byte to indicate the LAN options used by the  
 373 Carrier Board. The following table shows the LAN Descriptor Byte definition.

374 **Table 5-3: LAN Descriptor Byte**

Description	Bits	Values	Meaning
Reserved	3- 7		
GBE2.	2	0	Not Implemented
		1	Implemented
GBE1.	1	0	Not Implemented
		1	Implemented
GBE0.	0	0	Not Implemented
		1	Implemented

375 **5.1.9 Miscellaneous I/O Descriptor Byte**

376 The configuration EEPROM ***shall*** use one byte to indicate usage by the Carrier Board of  
 377 the following miscellaneous I/O signals.

- 378 • AC '97 / HDA Digital Interface
- 379 • Watchdog Timer
- 380 • External BIOS ROM
- 381 • Thermal Protection
- 382 • Battery Low
- 383 • Suspend
- 384 • Wake

385 The following table shows the Miscellaneous I/O Descriptor Byte definition.

386

**Table 5-4: Miscellaneous I/O Descriptor Byte**

<b>Feature/Function</b>	<b>Bits</b>	<b>Values</b>	<b>Description</b>
AC '97 / HDA (AC/HD_**** pins)	7	0	Not Implemented
		1	Implemented
External BIOS ROM (BIOS_DISABLE#)	6	0	Not Implemented
		1	Implemented
Battery Low (BATLOW#)	5	0	Not Implemented
		1	Implemented
Wake 1 (WAKE1#)	4	0	Not Implemented
		1	Implemented
AC '97 / HDA (AC/HD_**** pins)	3	0	Not Implemented
		1	Implemented
External BIOS ROM (BIOS_DISABLE#)	2	0	Not Implemented
		1	Implemented
Battery Low (BATLOW#)	1	0	Not Implemented
		1	Implemented
Wake 1 (WAKE1#)	0	0	Not Implemented
		1	Implemented

387

**5.1.10 Miscellaneous I/O Descriptor Byte 2**

388

The configuration EEPROM **shall** use one byte to indicate usage by the Carrier Board of the following miscellaneous I/O signals.

389

- SSC

390

- SD Card I/O

391

**Table 5-5: Miscellaneous I/O Descriptor Byte2**

<b>Feature/Function</b>	<b>Bits</b>	<b>Values</b>	<b>Description</b>
Reserved.	2 - 7	0	
SDIO on GPIO	1	0	Not Implemented
		1	Implemented
Spread Spectrum Clocking	0	0	Not Implemented
		1	Implemented

393

**5.1.11 Digital Display Interface Descriptor Byte**

394

The configuration EEPROM **shall** use one byte to indicate the digital display interface connections supported. This byte is only used for Module Type 6. The following table shows the Display Descriptor Byte definition.

395

396

**Table 5-6: Digital Display Interface Descriptor Byte**

DDI Port	Bits	Values	Description
DDI3	6 - 7	0	Not Implemented
		1	Embedded Display Port Implemented
		2	Display Port Implemented
		3	HDMI/DVI Implemented
Reserved	5	0	Reserved
DDI2	3 - 4	0	Not Implemented
		1	Embedded Display Port Implemented
		2	Display Port Implemented
		3	HDMI/DVI Implemented
DDI1	0 - 2	0	Not Implemented
		1	Embedded Display Port Implemented
		2	Display Port Implemented
		3	HDMI/DVI Implemented
		4	SDVO Implemented
		5 - 7	Reserved

398 Notes: further details about the type of video signals are beyond the scope and purpose of  
 399 the configuration

#### 400 5.1.12 PCI Express Lane Descriptor Data Structure

401 Lane numbers 0 through 31 refer to the 32 possible COM Express™ lanes. Each COM  
 402 Express™ connector PCI Express lane is allocated four bits to describe how the lanes are  
 403 grouped on the Carrier Board to form PCI Express links.

404 The 32 PCIe lanes are described in an array of 16 bytes, each lane using 4 bits. A lane is  
 405 described by three bits indicating the width of the link it is part of, and a single bit defining  
 406 the PCIe Generation of the link. This definition implies that the start lane of a link must be  
 407 aligned at a boundary which is an integral multiple of the width of the link it is part of, e.g.  
 408 an x4link can start only at lane no. 0,4,8,16,20,24, and 28.

409 A link (along with its width and starting lane) can be decoded by inspecting the single  
 410 Mapping Nibble of a lane which is part of the link. Figure "C\_SAMPLE 3: Decode PCIe Link  
 411 Width & Start Lane" on page 21 is showing this for lane 15."

412

**Table 5-7: PCI Express Lane Descriptor Nibble Descriptor**

<b>Bits</b>	<b>Usage</b>	<b>Values</b>	<b>Description</b>
0 - 3	Link Width/Alignment	0	Not Implemented
		1	x1 Link Width
		2	x2 Link Width
		3	x4 Link Width
		4	x8 Link Width
		5	x16 Link Width
		6	x32 Link Width
		7	Reserved
3	PCI Express Generation.	0	PCI Express Gen 1.
		1	PCI Express Gen 2.

413

**Table 5-8: PCI Express Valid Starting Lane Configurations**

<b>Link Width</b>	<b>Valid Starting Lane</b>
x1	0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,...
x2	0,2,4,6,8,10,12,14,16,18,20,22,24,26,28,30
x4	0,4,8,12,16,20,24,28
x8	0,8,16,24
x16	0,16
x32	0

```

unsigned LaneIndex=15                                // Example for Lane 15
unsigned ArrayIndex=LaneIndex/2                      // 7
unsigned ByteShift =(LaneIndex&1)<<2      // Either 4, 0
unsigned EncLinkWidth = (LaneMapping[ArrayIndex]>>ByteShift)&0x7
if(EncLinkWidth){
    EncLinkWidth--;
    // Lane Used
    unsigned LinkWidth=1<<(EncLinkWidth)  // 1,2,4,8,16,32
    // The Following 3 lines Are equivalent
    // and are simply provided to aid in
    // understanding
    #if 0
        unsigned StartingLane=(LaneIndex/LinkWidth)*LinkWidth;
    #elseif 0
        unsigned StartingLane=(LaneIndex>>EncLinkWidth)<<EncLinkWidth;
    #else
        unsigned StartingLane=LaneIndex&(~(LinkWidth - 1));
    #endif
}

```

*C\_SAMPLE 3: Decode PCIe Link Width & Start Lane*

415

82

PICMG EEEP R1.0 Base Specification

83

Draft 0.08 / October 20, 2009 (file PICMG EeeP Embedded EEPROM Base Specification rev D0\_08 / 115)

84

DRAFT Version - Do Not Design To/Do Not Claim Compliance To/Do Not Distribute This Document

21

## EEPROM Header Examples

```
LinkWidth TEXTEQU <ah>
StartLane TEXTEQU <al>

GetLaneInfo PROC NEAR STDCALL PUBLIC \
    USES BX CX, \
    LaneIndex:BYTE
    movzx bx, LaneIndex
    ; Adjust Lane index to Array Index
    ; Load Bit 0 to Carry Flag
    shr bx, 1
    ; Get Lane Mapping Information
    mov bl, cs:LaneMap[bx]
    jnc @F
    ; Adjust for High/Low nibble
    shr bl, 4
@@:
    ; Prepare for Unused
    xor ax, ax
    ; Mask Don't care bits
    and bl, 7
    jz UnusedLane
    mov cl, bl
    dec cl
    mov bl, 1
    shl bl, cl
    mov LinkWidth, bl
    ; Delete invalid Bits
    ; to get starting lane
    dec bl
    not bl
    mov StartLane, LaneIndex
    and StartLane, bl
UnusedLane:

    ret
GetLaneInfo ENDP
```

*MASM\_SAMPLE 1: Decode PCIe Link Width & Start Lane*

418

## 5.2 COM0 R2.0 Module EEPROM Header

```
typedef struct COM0R20_M_s{
    EeePCmn_t   EeePHdr ; /* 0x00 EeeP Common Header */
    uint8_t     GenId[4] ; /* 0x06 "COM0" */
    UDIDeep_t   DevId    ; /* 0x0A Unique Device Id */
    uint8_t     MType    ; /* 0x10 Module Type */
    uint8_t     SpecRev  ; /* 0x11 COM0 Specification Revision */
} COM0R20_M_t;
;
```

*EEP\_HDR\_C\_STRUCT 4: Module EEPROM Header*

419

### 5.2.1 EeeP Header

420

Standard EeeP EEPROM Header

421

### 5.2.2 COM0 ID

422

COM0 Header Id to allow for identification of COM0 Specific Header Content.

423

### 5.2.3 Device Id

424

Unique Device Identification Structure. To allow for Identification of COM0 Modules.

425

### 5.2.4 Module Type.

426

Module Type.

427

### 5.2.5 COM0 Specification Revision.

428

See 8.2 EEPROM Specification Revision. on page 45.

429

## 5.3 Expansion EEPROM Header

```
typedef struct Exp_EEP_s{
    EeePCmn_t   EeePHdr ; /* 0x00 EeeP Common Header */
    UDIDeep_t   DevId    ; /* 0x06 Unique Device Id */
} Exp_EEP_t;
;
```

*EEP\_HDR\_C\_STRUCT 5: Module EEPROM Header*

430

### 5.3.1 Description

431

Skeleton Header For Expansion EEPROMs.

432

433

## 6 Dynamic Descriptor Blocks.

434

### 6.1 Overview.

435  
436  
437  
438

This is a method to allow dynamic reuse of a finite space. The theory is that different devices will wish to describe different features and that not all devices will wish to describe all features. Additional this allows for the fact that different devices may require different space to describe the same features.

439  
440

The mechanism is simple, it is in effect a linked list of descriptors. Each descriptor has an ID and its own size., Blocks are defined as being contiguous.

441  
442  
443  
444

Once a starting point is defined it is possible to parse the link list to discover those block which if present configure or define the current operation. One of the most useful application of this mechanism is to allow for the optional description of complex topologies for express card slots.

445  
446  
447

It should also be noted here that the goal of these link list systems is not to require dynamic generation but to allow dynamic parsing. It is valid to have vendor or platform specific fixed offset, wrapped with link list structures.

448  
449  
450  
451

At run time the EEPROM layout is to be viewed as Static. All changes to the EEPROM structure **shall** be immediately followed by a system restart. This is to allow for caching of EEPROM Offsets to reduce EEPROM access Overhead. EEPROM Layout **shall** only be modified in the context of either system maintenance or system manufacturing.

452

### 6.2 Common Dynamic Block Header

```
ypedef struct DBlockIdHdr_s{
    uint8_t   DBlockId      ; /* 0x00 Dynamic Block Id          */
    uint8_t   DBlockLength[2]; /* 0x01 Block Length/
                                *           Offset to next Block
                                *           in words (2 Bytes)
                                */
}DBlockIdHdr_t;
```

**CAP\_C\_STRUCT 1: Common Dynamic Block Header**

454      **6.2.1 Dynamic Block Ids**

455      Designates the Dynamic Block Type.

<b>Id</b>	<b>Description</b>
0x00	unused
0x01-0xBF	Reserved
0xC0 - 0xCF	Standard/Platform Specific Block
0xD1	System Descriptor
0xD2	Module Descriptor
0xD3	Chassis Descriptor
0xD4	LFP Device Data
0xD5-0xCF	Reserved
0xE0	Express Card Topology
0xE1-0xEF	Reserved
0xF0	Vendor Specific
0xF1	Expansion EEPROM Descriptor
0xF2	CRC
0xF3-0xFE	Reserved
0xFF	Unknown should be ignored

456      **6.2.2 Dynamic Length/Offset**

457      Specifies the size of the current block in bytes. Stored in 'Big-endian' (see page 4).

<b>Offset Value</b>	<b>Description</b>
0x0000	End of list
0x0001-0xFFFFE	Offset to next Tag
0xFFFF	End of list

---

458      **6.3 Express Card Topology**459      The configuration EEPROM **may** use two blocks to indicate if the Carrier Board supports  
460      up to 2 Express Card slots. If no blocks are present the carrier is assumed to have no  
461      Express Card Slots.

## Dynamic Descriptor Blocks.

```

typedef struct ExpCardBlock_s{
    DBlockIdHdr_t DBHdr ; /* 0x00 Dynamic Block Header */
    uint8_t ExpressCardNumber ; /* 0x03 0 - 1 */
    uint8_t ComExpressPorts ; /* 0x04
                                * +=====+=====
                                * | Bits | Descriptions |
                                * +=====+=====
                                * | 0 - 4 | PCI Express Port |
                                * |       | Mapping. |
                                * |       | Port Starting |
                                * |       | Lane. |
                                * |       | 0 - 31 |
                                * +-----+-----
                                * | 5 - 7 | USB Port Mapping |
                                * |       | 0 - 7 |
                                * +=====+=====
                                */
    uint8_t SwitchPortNumber[1] ; /* 0x05 An Array of
                                  * Port/Device
                                  * numbers Terminated
                                  * with 0x7F
                                  */
} ExpCardBlock_t;
CAP_C_STRUCT 2: Express Card Extended Topology

```

463      **6.3.1.1 Express Card Number**

464      Number designating Express Card Slot Number.

465      **6.3.1.2 Com Express Port**

466      **Table 6-1: Com Express Ports**

<b>Bits</b>	<b>Description</b>	<b>Value</b>	<b>Meaning</b>
5 - 7	Express Card USB Port Mapping	0	USB Port 0
		...	
		7	USB Port 7
0 - 4	Express Card PCI Express Port Mapping. Port Starting Lane.	0	PCI Express Lane 0
		...	
		31	PCI Express Lane 31

467           **6.3.1.3 Express Port Number**  
 468           A 0x7F terminated array of Port numbers. Designating in order the topological mapping of  
 469           the Express Card Slot. This is to allow for the description of complex Topologies where  
 470           then Express card slot is not connected directly to the COMExpress Connector, but is  
 471           located behind 1 or more PCI Express Packet Switches.

472           **6.3.2 Examples:**

473           **Table 6-2: Express Card Block Example 1**

Offset	Width	Name	Value	Description
0	1	Block Id	0xE0	Express Card Extended Topology
1	2	Block Length	6	Relative Offset to Next Dynamic Block
3	1	Express Card Number	0x01	Express Card Slot 2
4		Com Express Port{0:4}	2	PCI Express Lane 2
4	1	Com Express Port{5:7}	1	USB Port 1
5	1	Switch Port Number[0]	0x7F	End of Port List

474           **Table 6-3: Express Card Block Example 2**

Offset	Width	Name	Value	Description
0	1	Block Id	0xE0	Express Card Extended Topology
1	2	Block Length	5	Dynamic Block Size (Words)
3	1	Express Card Number	0x01	Express Card Slot 2
4		Com Express Port{0:4}	16	PCI Express Lane 16
4	1	Com Express Port{5:7}	1	USB Port 1
5	1	Switch Port Number[0]	1	1 <sup>st</sup> port on Switch 1
6	1	Switch Port Number[1]	3	3 <sup>rd</sup> port on Switch 2
7	1	Switch Port Number[2]	3	3 <sup>rd</sup> port on Switch 3
8	1	Switch Port Number[3]	0x7F	End of Port List
9	1	Pack Byte	0x00	Word Alignment Pack Byte

475           This is a Descriptor for Express Card 1

- 476           1. It is Attached to a Switch which is attached to the PEG port, so the  
 477           • starting Lane = 16.  
 478           1. Look up the PEG port bus number, lets say its bus 1.  
 479           2. Now look for a device at Bus=01,Device=01. It is a Bridge so we look up the Bus number.  
 480           Lets say its 2  
 481           3. Now look for a device at Bus=02,Device=03. It is a Bridge so we look up the Bus number.  
 482           Lets say its 4  
 483           4. Now look for a device at Bus=04,Device=03. It is a Bridge so we look up the Bus number.  
 484           Lets say its 5

- 485        5. So the Next Port number == 0x7F so we know we now have our Express Card Port.  
 486              Namely  
 487                  • Express Card Port Bridge is Bus=04, Device=03.  
 488                  • Device Address is Bus 5.

489        **6.4 System Information Descriptor Block**

```
typedef struct SystemInfo_s{
    DBlockIdHdr_t DBHdr ; /* 0x00 Dynamic Block Header */
    uint8_t Manufacturer ; /* 0x03 Number of ASCIIIZ String */
    uint8_t ProductName ; /* 0x04 Number of ASCIIIZ String */
    uint8_t Version ; /* 0x05 Number of ASCIIIZ String */
    uint8_t SerialNumber ; /* 0x06 Number of ASCIIIZ String */
    uint8_t SKU_Number ; /* 0x07 Number of ASCIIIZ String */
    uint8_t Family ; /* 0x08 Number of ASCIIIZ String */
    uint8_t AssetTagNumber; /* 0x09 Number of ASCIIIZ String */
    char StringsBlock[1] ; /* 0x0A String Block */
}SystemInfo_t;
```

*CAP\_C\_STRUCT 3: System Info*

490        **6.4.1 Description**

491        This Block is loosely based on the SMBIOS 2.6 standards System Description block.  
 492        The Primary use of this block is to populate the SMBIOS block type 1 if supported.

493        **Table 6-4: System Information Descriptor Block Example**

Offset	Width	Name	Value	Description
0	1	Block Id	0xD1	System Descriptor
1	2	Block Length	24	Dynamic Block Size (Words)
3	1	Manufacturer	1	String 1
4	1	Product Name	2	String 2
5	1	Version	3	String 3
6	1	Serial Number	4	String 4
7	1	SKU Number	0	String 0
8	1	Family	5	String 5
9	1	Asset Tag Number	0	String0
10	1	String0	"\0"	Zero Length String "Unused"
11	6	String1	"PICMG\0"	
17	11	String2	"COMExpress\0"	
28	8	String3	"1.1.0.1\0"	
36	6	String4	"SN123\0"	
42	5	String5	"COM0\0"	
47	1	Pack Byte	0x00	Word Alignment Pack Byte

494

## 6.5 Chassis Information Descriptor Block

```
typedef struct ChassisInfo_s{
    DBlockIdHdr_t DBHdr ; /* 0x00 Dynamic Block Header */
    uint8_t Manufacturer ; /* 0x03 Number of ASCIIIZ String */
    uint8_t ChassisType ; /* 0x04 ENUM */
    uint8_t Version ; /* 0x05 Number of ASCIIIZ String */
    uint8_t SerialNumber ; /* 0x05 Number of ASCIIIZ String */
    uint8_t AssetTagNumber; /* 0x06 Number of ASCIIIZ String */
    char StringsBlock[1] ; /* 0x07 String Block */
}ChassisInfo_t;
```

CAP\_C\_STRUCT 4: Chassis Info

495

### 6.5.1 Description

496  
497

This block is loosely based on the SMBIOS 2.6 standards CHASIS Description block. The Primary use of this block is to populate the SMBIOS block type 3, if supported.

498

**Table 6-5: Module Information Descriptor Block Example**

Offset	Width	Name	Value	Description
0	1	Block Id	0xD3	Chassis Descriptor
1	2	Block Length	23	Dynamic Block Size (Words)
3	1	Manufacturer	1	String 1
4	1	Chassis Type		Chassis Type ENUM
5	1	Version	3	String 3
6	1	Serial Number	4	String 4
7	1	Asset Tag	0	String 0
8	1	String0	"\0"	Zero Length String "Unused"
9	6	String1	"PICMG\0"	
15	11	String2	"COMExpress\0"	
26	8	String3	"1.1.0.1\0"	
34	6	String4	"SN123\0"	
40	5	String5	"COM0\0"	
45	1	Pack Byte	0x00	Word Alignment Pack Byte

106  
107

108

499

## 6.6 Module Information Descriptor Block

```
typedef struct ExtI2CDeviceDesc_s {
    DBlockIdHdr_t DBHdr      ; /* 0x00 Dynamic Block Header */
    uint8_t       DeviceAddr[2]; /* 0x03 Encoded 7/10 Bit Device Address */
    uint8_t       DeviceBus   ; /* 0x05 Device Bus */
    uint8_t       DeviceDesc  ; /* 0x06 Device Descriptor */
}ExtI2CDeviceDesc_t;
```

CAP\_C\_STRUCT 5: Module Information

500

### 6.6.1 Description

501  
502

This block is loosely based on the SMBIOS 2.6 standards Module Description block. The Primary use of this block is to populate the SMBIOS block type 3, if supported.

503

Table 6-6: Chassis Information Descriptor Block Example

Offset	Width	Name	Value	Description
0	1	Block Id	0xD2	Module Descriptor
1	2	Block Length	24	Dynamic Block Size (Words)
3	1	Manufacturer	1	String 1
4	1	Product Name	2	String 2
5	1	Version	3	String 3
6	1	Serial Number	4	String 4
7	1	Asset Tag	0	String 0
8	1	Feature Flag	0x08	Replaceable
9	1	Location	0	String0
10	1	Board Type	10	Processor Memory Module
11	1	String0	"\0"	Zero Length String "Unused"
12	6	String1	"PICMG\0"	
18	11	String2	"COMExpress\0"	
29	8	String3	"1.1.0.1\0"	
37	6	String4	"SN123\0"	
43	5	String5	"COM0\0"	

109

30

110

111

504

## 6.7 LFP Device Descriptor Block

```
typedef struct LFPDataBlock_s{
    DBlockIdHdr_t DBHdr      ; /* 0x00 Dynamic Block Header */
    uint8_t       Interface   ; /* 0x03 Display Interface */
    uint8_t       RawData[1]; /* 0x04 Display Raw Data
                                *          DisplayID
                                *          EDID
                                *          UDS
                                *          EPI
                                */
}LFPDataBlock_t;
```

CAP\_C\_STRUCT 6: LFP Device Descriptor

505

### 6.7.1 Description

506  
507

This block is defined to allow storage of Flat panel Timing information. This is a simple wrapper and should be viewed as a virtual EPROM.

508

### 6.7.2 Display Interface

Value	Description
1	LVDS
2	SDVOB - LVDS
3	SDVOC - LVDS
4	DDI1 eDP
5	DDI2 eDP
6	DDI3 eDP

509

### 6.7.3 Raw Data

510  
511  
512

It is expected that this block is used to contain one of the following, data formats EDID, Display ID, UDS, EPI. It is outside the scope of this specification to define the content of this data, please refer to the relevant specifications.

513

Table 6-7: LFP Device Descriptor Block Example

Offset	Width	Name	Value	Description
0	1	Block Id	0xD2	LFP Display Descriptor Block
1	2	Block Length	66	Dynamic Block Size (Words)
3	1	Interface	1	LVDS
4	128	EDID Data	0x00, 0x00, 0xFF, 0xFF ...	EDID Data

112  
113

114

514

## 6.8 Vendor Specific Block

```

typedef struct VendBlockHdr_s{
    DBlockIdHdr_t DBHdr      ; /* 0x00 Dynamic Block Header */
    uint8_t     VendId[2]   ; /* 0x03 Compressed ASCII PNPID */
    /* After This Point is only
     * Suggested
     */
    //uint8_t      VendBlockId; /* 0x04 Vendor Specific Block Id */
    //uint8_t      VendData[1]; /* 0x05 Vendor Data */
}VendBlockHdr_t;

```

CAP\_C\_STRUCT 7: Vendor Specific

515

### 6.8.1 Description

516 Due to the Nature of the Module Market it is to be expected that an EPROM may have  
 517 Vendor specific blocks not only form the Carrier Board Manufacturer but also from several  
 518 Module vendors also.

519 To Prevent “Vendor Specific block” contention, All Vendor specific blocks are distinguished  
 520 by compressed ASCII form of the Vendor PNID.

521

### 6.8.2 Vendor ID

522 Compressed ASCII PNID(see chapter 8.1 page 45).

523

**Table 6-8: Vendor Specific Block Example**

Offset	Width	Name	Value	Description
0	1	Block Id	0xF0	Vendor Block
1	2	Block Length	3	Dynamic Block Size (Words)
3	2	Vendor Id	0xA741	Encoded PMG
5	1	....	...	Etc

524

## 6.9 CRC16 Block

```

typedef struct CRC16ChkBlock_s{
    DBlockIdHdr_t DBHdr      ; /* 0x00 Dynamic Block Header */
    uint8_t     CrC16[2]    ; /* 0x03 CRC16 Checksum */
}CRC16ChkBlock_t;

```

CAP\_C\_STRUCT 8: CRC

525

### 6.9.1 Description

526 This two-byte field contains the calculated 16-bit CRC-CCITT (polynomial 0x1021) for  
 527 previous bytes in the EEPROM. The following algorithm and data structures (shown in C)  
 528 are to be followed in calculating and checking the code. The polynomial calculated with this  
 529 algorithm is  $x^{16} + x^{12} + x^5 + 1$ .

530

531 The reason for Defining the CRC as a Dynamic Block rather than having it at a fixed  
 532 location, are

115

32

116

117

- 533        1. Allows for dynamic length support  
 534        2. Allows for the possibility of having data/structures outside the CRC.  
 535

**Table 6-9: CRC16 Block Example**

Offset	Width	Name	Value	Description
0	1	Block Id	0xF2	CRC Block
1	2	Block Length	3	Dynamic Block Size (Words)
3	2	CRC16	0xA741	CRC16 Checksum
5	1	Pack Byte	0x00	Word Alignment Pack Byte

```

uint16_t
Crc16 (
    _IN const void ptr , /* Pointer to Buffer */
    _IN size_t count /* Num bytes to CRC */
)
{
    uint16_t crc=0;
    size_t i;
    while (--count >= 0) {
        crc = crc ^ (int)*ptr++ << 8;
        for (i = 0; i < 8; ++i){
            if (crc & 0x8000)
                crc = crc << 1 ^ 0x1021;
            else
                crc = crc << 1;
        }
        return crc;
    }

/* Sample Usage Set Crc*/
CRC16ChkBk_t CRCBLOCK;
uint16_t crctmp=Crc16(pointer, len);
CRCBLOCK.CrC16[1]=(uint8_t) (crctmp&0xFF);
CRCBLOCK.CrC16[0]=(uint8_t) ((crctmp>>8)&0xFF);

/* Sample Usage Check Crc*/
CRC16ChkBk_t CRCBLOCK;
uint16_t crctmp1=CRCBLOCK.CrC16[1]|(CRCBLOCK.CrC16[0]<<8)
uint16_t crctmp2=Crc16(pointer, len);
if (crctmp1==crctmp2){
    // Valid CRC16
}
  
```

*C\_SAMPLE 4: CRC-CCITT implementation*

## Dynamic Descriptor Blocks.

```
@proto_Crc16 TYPEDEF PROTO STDCALL :NEAR32 PTR :uint32_t
Crc16           PROTO             @proto_Crc16

Crc16 PROC STDCALL PUBLIC USES BX ECX ESI \
    BufPtr:NEAR32 PTR, Count:uint32_t
    mov    esi, BufPtr
    mov    ecx, Count
    xor    bx, bx
ReadLoop:
    mov    al, ds:[esi]
    xor    bh, al
    mov    al, 8
LoopByte:
    shl    bx, 1
    jnc    @F
    xor    bx, 01021h
@@:
    dec    al
    jnz    LoopByte
    inc    esi
    loopd ReadLoop
    mov    ax, bx
Exit:
    ret
Crc16 ENDP
```

*MASM\_SAMPLE 2: CRC-CCITT 386 implementation*

539

## 6.10 Expansion EEPROM descriptor

```

typedef struct ExtI2CDeviceDesc_s{
    DBlockIdHdr_t DBHdr      ; /* 0x00 Dynamic Block Header */
    uint8_t     DeviceAddr[2]; /* 0x03 Encoded 7/10 Bit Device Address */
    uint8_t     DeviceBus    ; /* 0x05 Device Bus */
    uint8_t     DeviceDesc   ; /* 0x06 Device Descriptor */
}ExtI2CDeviceDesc_t;

```

*CAP\_C\_STRUCT 9: Additional EEPROM descriptor*

540

### 6.10.1 Description

541  
542  
543

This allows for system where System information is stored in multiple distributed EEPROMs. I.E. Chassis information is stored in a separate EEPROM integrated directly in the CHASSIS.

544

**Table 6-10: Expansion EEPROM descriptor Example**

Offset	Width	Name	Value	Description
0	1	Block Id	0xF1	Expansion EEPROM Block
1	2	Block Length	4	Dynamic Block Size (Words)
3	2	Device Addr	0x00A0	Device Address
5	1	Device Bus	0x00	I2C Bus
6		Device Desc{0:3}	0x00	256 Byte Device
6		Device Desc{4}	0x00	Standard Index
6	1	Device Desc{5:7}	0x00	Reserved
7	1	Pack Byte	0x00	Word Alignment Pack Byte

124  
125

*PICMG EEEP R1.0 Base Specification  
Draft 0.08 / October 20, 2009 (file PICMG EeeP Embedded EEPROM Base Specification rev D0\_08 / 115)*

35

126

*DRAFT Version - Do Not Design To/Do Not Claim Compliance To/Do Not Distribute This Document*

545 **7 Sample EEPROM Content**546 **7.1 Sample Carrier Board EEPROM Content**547 **7.1.1 COM0R20 Type 2 Carrier Board With Expansion EEPROM**548 **Table 7-1: COM0R20 Type 2 Carrier Board With Expansion EEPROM**

Offset	Width	Name	Value	Description
0	1	DontCareByte	0	Don't Care Byte
1	2	EepId	"3P"	EEPROM Marker
3	1	EeeP	0x10	EeeP Specification Version
4	1	BlkOffset	21	Absolute offset to First Block (words)
5	0	Device Desc{0:3}	0	256 Byte Device
5	0	Device Desc{4}	0	Standard Index Device
5	1	Device Desc{5:7}	1	Page Write Length 8 Bytes
6	4	Com0Id	"COM0"	Com0 Header Identifier
10	2	Vendor Id	0xA741	Encoded PMG
12	2	Device Id	0x0001	Vendor Specific Device Id
14	1	Device Flavor	0x01	Device Specific Flavor Id.
15	1	Device Rid	0x01	Device Specific Revision Id
16	1	CBType	0x02	Carrier Board Type
17	1	SpecRev	0x20	COM0 Specification Revision
18	0	UsbDesc{0:3}	8	8 USB High Speed Ports
18	0	UsbDesc{4:6}	0	0 USB Super Speed Ports
18	1	UsbDesc{7}	0	Reserved
19	0	SasDesc{0:1}	1	PORT0 SATA
19	0	SasDesc{2:3}	1	PORT1 SATA
19	0	SasDesc{4:5}	3	PORT2 SAS
19	1	SasDesc{6:7}	0	PORT3 Not Implemented
20	1	LanDesc	0x01	GBE0 Implemented GBE1 Not Implemented GBE2 Not Implemented GB1E0 Not Implemented
21	1	Misclo1	0xFF	WAKE0 Implemented WAKE1 Implemented SUS Implemented BATLOW Implemented THRMP Implemented EBROM Implemented WDT Implemented AC97 Implemented
22	1	Misclo2	0x01	SSC Implemented SDIO Not Implemented
23		DDIDesc{0:2}		DDI1 Not Implemented
23		DDIDesc{3:6}	0	DDI2 Not Implemented

Offset	Width	Name	Value	Description
23	1	DDIDesc{7:8}	0	DDI3 Not Implemented
24	1	Reserved0	0x00	Reserved 0
25	1	Reserved1	0x00	Reserved 1
26	1	LaneMap[0]	0x11	Gen1 x1 Lane 00 & 01
27	1	LaneMap[1]	0x99	Gen2 x1 Lane 02 & 03
28	1	LaneMap[2]	0x22	Gen1 x2 Lane 04 - 05
29	1	LaneMap[3]	0x00	Unused
30	1	LaneMap[4]	0x00	Unused
31	1	LaneMap[5]	0x00	Unused
32	1	LaneMap[6]	0x00	Unused
33	1	LaneMap[7]	0x00	Unused
34	1	LaneMap[8]	0x55	Gen1 x16 Lane 16 - 31
35	1	LaneMap[9]	0x55	Gen1 x16 Lane 16 - 31
36	1	LaneMap[10]	0x55	Gen1 x16 Lane 16 - 31
37	1	LaneMap[11]	0x55	Gen1 x16 Lane 16 - 31
38	1	LaneMap[12]	0x55	Gen1 x16 Lane 16 - 31
39	1	LaneMap[13]	0x55	Gen1 x16 Lane 16 - 31
40	1	LaneMap[14]	0x55	Gen1 x16 Lane 16 - 31
41	1	LaneMap[15]	0x55	Gen1 x16 Lane 16 - 31
42				
42	1	Block Id	0xE0	Express Card Extended Topology
43	2	Block Length	5	Relative Offset to Next Dynamic Block
45	1	Express Card Number	0x01	Express Card Slot 2
46		Com Express Port{0:4}	16	PCI Express Lane 16 "PEG Port"
46	1	Com Express Port{5:7}	1	USB Port 1
47	1	Switch Port Number[0]	1	1 <sup>st</sup> port on Switch 1
48	1	Switch Port Number[1]	3	3 <sup>rd</sup> port on Switch 2
49	1	Switch Port Number[2]	3	3 <sup>rd</sup> port on Switch 3
50	1	Switch Port Number[3]	0x7F	End of Port List
51	1	Fill Byte	0x00	Fill Byte to reach Word Boundary
52				
52	1	Block Id	0xD1	System Descriptor
53	2	Block Length	26	Dynamic Block Size(Words)
55	1	Manufacturer	1	String 1
56	1	Product Name	2	String 2
57	1	Version	3	String 3
58	1	Serial Number	4	String 4
59	1	SKU Number	0	String 0
60	1	Family	5	String 5
61	1	Asset Tag Number	0	String0
62	1	String0	"0"	Zero Length String "Unused"

## Sample EEPROM Content

Offset	Width	Name	Value	Description
63	6	String1	"PICMG\0"	
69	11	String2	"COMExpress\0"	
80	8	String3	"1.1.0.1\0"	
88	11	String4	"SN12345678\0"	
99	5	String5	"COM0\0"	
104				
104	1	Block Id	0xF2	Extended EEPROM Device Descriptor. See '7.3 Sample Expansion EEPROM Content' on page 44
105	2	Block Length	3	Dynamic Block Size(Words)
107	1	Device Addr	0xA0	Device Address
108	1	Device Bus	0x00	I2C Bus
109		Device Desc{0:3}	0	256 Byte Device
109		Device Desc{4}	0	Standard Index Device
109	1	Device Desc{5:7}	0	Reserved
110				
110	1	Block Id	0x00	Unused Space
111	2	Block Length	70	
113	137	Unused		
250				
250	1	Block Id	0xFE	CRC
251	2	Block Length	0x0000	End Of List
253	2	CRC	0xFFFF	
255	1	Pack Byte	0x00	Word Alignment Pack Byte

549

### 7.1.2 COM0R20 Type 2 Carrier Board

550

Table 7-2: COM0R20 Type 2 Carrier Board

Offset	Width	Name	Value	Description
0	1	DontCareByte	0	Don't Care Byte
1	2	EepId	"3P"	EEPROM Marker
3	1	EeeP	0x10	EeeP Specification Version
4	1	BlkOffset	21	Absolute offset to First Block (words)
5	4	Com0Id	"COM0"	Com0 Header Identifier
9	2	Vendor Id	0xA741	Encoded PMG
11		Device Desc{0:3}	0	256 Byte Device
11		Device Desc{4}	0	Standard Index Device
11	1	Device Desc{5:7}	1	Page Write Length 8 Bytes
12	2	Device Id	0x0001	Vendor Specific Device Id
14	1	Device Flavor	0x01	Device Specific Flavor Id.
15	1	Device Rid	0x01	Device Specific Revision Id
16	1	CBType	0x02	Carrier Board Type

133

38

134

135

Offset	Width	Name	Value	Description
17	1	SpecRev	0x20	COM0 Specification Revision
18	0	UsbDesc{0:3}	8	8 USB High Speed Ports
18	0	UsbDesc{4:6}	0	0 USB Super Speed Ports
18	1	UsbDesc{7}	0	Reserved
19	0	SasDesc{0:1}	1	PORT0 SATA
19	0	SasDesc{2:3}	1	PORT1 SATA
19	0	SasDesc{4:5}	3	PORT2 SAS
19	1	SasDesc{6:7}	0	PORT3 Not Implemented
20	1	LanDesc	0x01	GBE0 Implemented GBE1 Not Implemented GBE2 Not Implemented GBE3 Not Implemented
21	1	Misclo1	0xFF	WAKE0 Implemented WAKE1 Implemented SUS Implemented BATLOW Implemented THRMP Implemented EBROM Implemented WDT Implemented AC97 Implemented
22	1	Misclo2	0x01	SSC Implemented SDIO Not Implemented
23		DDIDesc{0:2}		DDI1 Not Implemented
23		DDIDesc{3:6}	0	DDI2 Not Implemented
23	1	DDIDesc{7:8}	0	DDI3 Not Implemented
24	1	Reserved0	0x00	Reserved 0
25	1	Reserved1	0x00	Reserved 1
26	1	LaneMap[0]	0x11	Gen1 x1 Lane 00 & 01
27	1	LaneMap[1]	0x99	Gen2 x1 Lane 02 & 03
28	1	LaneMap[2]	0x22	Gen1 x2 Lane 04 - 05
29	1	LaneMap[3]	0x00	Unused
30	1	LaneMap[4]	0x00	Unused
31	1	LaneMap[5]	0x00	Unused
32	1	LaneMap[6]	0x00	Unused
33	1	LaneMap[7]	0x00	Unused
34	1	LaneMap[8]	0x55	Gen1 x16 Lane 16 - 31
35	1	LaneMap[9]	0x55	Gen1 x16 Lane 16 - 31
36	1	LaneMap[10]	0x55	Gen1 x16 Lane 16 - 31
37	1	LaneMap[11]	0x55	Gen1 x16 Lane 16 - 31
38	1	LaneMap[12]	0x55	Gen1 x16 Lane 16 - 31
39	1	LaneMap[13]	0x55	Gen1 x16 Lane 16 - 31
40	1	LaneMap[14]	0x55	Gen1 x16 Lane 16 - 31
41	1	LaneMap[15]	0x55	Gen1 x16 Lane 16 - 31
42				
42	1	Block Id	0xE0	Express Card Extended Topology
43	2	Block Length	8	Dynamic Block Size (Words)
45	1	Express Card Number	0x01	Express Card Slot 2

## Sample EEPROM Content

Offset	Width	Name	Value	Description
46		Com Express Port{0:4}	16	PCI Express Lane 16 "PEG Port"
46	1	Com Express Port{5:7}	1	USB Port 1
47	1	Switch Port Number[0]	1	1 <sup>st</sup> port on Switch 1
48		Switch Port Number[1]	3	3 <sup>rd</sup> port on Switch 2
48		Switch Port Number[2]	3	3 <sup>rd</sup> port on Switch 3
48	1	Switch Port Number[3]	0x7F	End of Port List
49	1	Pack Byte	0x00	Word Alignment Pack Byte
50				
50	1	Block Id	0xD1	System Descriptor
51	2	Block Length	24	Dynamic Block Size (Words)
53	1	Manufacturer	1	String 1
54	1	Product Name	2	String 2
55	1	Version	3	String 3
56	1	Serial Number	4	String 4
57	1	SKU Number	0	String 0
58	1	Family	5	String 5
59	1	Asset Tag Number	0	String0
60	1	String0	"0"	Zero Length String "Unused"
61	6	String1	"PICMG\0"	
67	11	String2	"COMExpress\0"	
78	8	String3	"1.1.0.1\0"	
86	6	String4	"SN123\0"	
92	5	String5	"COM0\0"	
97	1	Pack Byte	0x00	Word Alignment Pack Byte
98				
98	1	Block Id	0xD3	Chassis Descriptor
99	2	Block Length	17	Dynamic Block Size (Words)
101	1	Manufacturer	1	String 1
102	1	Chassis Type		Chassis Type ENUM
103	1	Version	3	String 2
104	1	Serial Number	4	String 3
105	1	Asset Tag	0	String 0
106	1	String0	"0"	Zero Length String "Unused"
107	6	String1	"PICMG\0"	
113	8	String2	"1.1.0.1\0"	
121	11	String3	"SN12345678\0"	
132				
132	1	Block Id	0x00	Unused Space
133	2	Block Length	59	
135	115	Unused		

Offset	Width	Name	Value	Description
250				
250	1	Block Id	0xFE	CRC
251	2	Block Length	0x0000	End Of List
253	2	CRC	0xFFFF	
255	1	Pack Byte	0x00	Word Alignment Pack Byte

---

## 551 7.2 Sample COM0R20 Module EEPROM Content

---

### 552 7.2.1 Sample 1 All in CRC

553 Table 7-3: Sample 1 All in CRC

Offset	Width	Name	Value	Description
0	1	DontCareByte	0	Don't Care Byte
1	2	EepId	"3P"	EEPROM Marker
3	1	EeeP	0x10	EeeP Specification Version
4	1	BlkOffset	9	Absolute offset to First Block (words)
5		Device Desc{0:3}	0	256 Byte Device
5		Device Desc{4}	0	Standard Index Device
5	1	Device Desc{5:7}	0	Reserved
6	4	Com0Id	"COM0"	Com0 Header Identifier
10	2	Vendor Id	0xA741	Encoded PMG
12	2	Device Id	0x0001	Vendor Specific Device Id
14	1	Device Flavor	0x01	Device Specific Flavor Id.
15	1	Device Rid	0x01	Device Specific Revision Id
16	1	MType	0x02	Module Type
17	1	SpecRev	0x20	COM0 Specification Revision
18				
18	1	Block Id	0xD2	Module Descriptor
19	2	Block Length	24	Dynamic Block Size (Words)
21	1	Manufacturer	1	String 1
22	1	Product Name	2	String 2
23	1	Version	3	String 3
24	1	Serial Number	4	String 4
25	1	Asset Tag	0	String 0
26	1	Feature Flag	0x08	Replaceable
27	1	Location	0	String0
28	1	Board Type	10	Processor Memory Module
29	1	String0	"\0"	Zero Length String "Unused"
30	6	String1	"PICMG\0"	
36	11	String2	"COMExpress\0"	
47	8	String3	"1.1.0.1\0"	
55	6	String4	"SN123\0"	

## Sample EEPROM Content

Offset	Width	Name	Value	Description
61	5	String5	"COM0\0"	
66				
66	1	Block Id	0x00	Unused Space
67	2	Block Length	92	Dynamic Block Size (Words)
69	181	Unused		
250				
250	1	Block Id	0xFE	CRC
251	2	Block Length	0x0000	End Of List
253	2	CRC	0xFFFF	
255	1	Pack Byte	0x00	Word Alignment Pack Byte

554

### 7.2.2 Sample 2 With Data outside CRC

555

Table 7-4: Sample 2 With Data outside CRC

Offset	Width	Name	Value	Description
0	1	DontCareByte	0	Don't Care Byte
1	2	Eepld	"3P"	EEPROM Marker
3	1	EeeP	0x10	EeeP Specification Version
4	1	BlkOffset	9	Absolute offset to First Block (words)
5		Device Desc{0:3}	0	256 Byte Device
5		Device Desc{4}	0	Standard Index Device
5	1	Device Desc{5:7}	0	Reserved
6	4	Com0Id	"COM0"	Com0 Header Identifier
10	2	Vendor Id	0xA741	Encoded PMG
12	2	Device Id	0x0001	Vendor Specific Device Id
14	1	Device Flavor	0x01	Device Specific Flavor Id.
<u>15</u>	1	Device Rid	0x01	Device Specific Revision Id
<u>16</u>	1	MType	0x02	Module Type
17	1	SpecRev	0x20	COM0 Specification Revision
18				
18	1	Block Id	0xD2	Module Descriptor
19	2	Block Length	27	Dynamic Block Size (Words)
21	1	Manufacturer	1	String 1
22	1	Product Name	2	String 2
23	1	Version	3	String 3
24	1	Serial Number	4	String 4
25	1	Asset Tag	0	String 0
26	1	Feature Flag	0x08	Replaceable
27	1	Location	0	String0
28	1	Board Type	10	Processor Memory Module
29	1	String0	"\0"	Zero Length String "Unused"
30	6	String1	"PICMG\0"	

145

42

PICMG EeeP Embedded EEPROM Base Specification

146

Draft 0.08 / October 20, 2009 (file PICMG EeeP Embedded EEPROM Base Specification rev D0\_08 / 115)

147

DRAFT Version - Do Not Design To/Do Not Claim Compliance To/Do Not Distribute This Document

Offset	Width	Name	Value	Description
36	11	String2	"COMExpress\0"	
47	8	String3	"1.1.0.1\0"	
55	11	String4	"SN12345678\0"	
66	5	String5	"COM0\0"	
71	1	Pack Byte	0x00	Word Alignment Pack Byte
72				
72	1	Block Id	0x00	Unused Space
73	2	Block Length	24	Dynamic Block Size (Words)
75	45	Unused		
120				
120	1	Block Id	0xFE	CRC
121	2	Block Length	3	Dynamic Block Size (Words)
123	2	CRC	0xXXXX	0
125	1	Pack Byte	0x00	Word Alignment Pack Byte
126				
126	1	Block Id	0x00	Unused Space
127	2	Block Length	10	Dynamic Block Size (Words)
129	17	Unused		
146				
146	1	Block Id	0xF0	Vendor Block
147	2	Block Length	53	Dynamic Block Size (Words)
149	2	Vendor Id	0xA741	Encoded PMG
151	101	Storage	...	Some Dynamic Storage
252				
252	1	Block Id	0x00	Unused Space
253	2	Block Length	0	End Of List
255	1	Pack Byte	0x00	Word Alignment Pack Byte

556

---

### **7.3 Sample Expansion EEPROM Content**

---

557

#### **7.3.1 Sample Chassis Expansion EEPROM**

558

**Table 7-5: Sample Chassis Expansion EEPROM**

Offset	Width	Name	Value	Description
0	1	DontCareByte	0	Don't Care Byte
1	2	Eepld	"3P"	EEPROM Marker
3	1	EeeP	0x10	EeeP Specification Version
4	1	BlkOffset	6	Absolute offset to First Block (words)
5		Device Desc{0:3}	0	256 Byte Device
5		Device Desc{4}	0	Standard Index Device
5	1	Device Desc{5:7}	0	Reserved
6	2	Vendor Id	0xA741	Encoded PMG
8	2	Device Id	0x0001	Vendor Specific Device Id
10	1	Device Flavor	0x01	Device Specific Flavor Id.
11	1	Device Rid	0x01	Device Specific Revision Id
12				
12	1	Block Id	0xD3	Chassis Descriptor
13	2	Block Length	17	Dynamic Block Size (Words)
15	1	Manufacturer	1	String 1
16	1	Chassis Type		Chassis Type ENUM
17	1	Version	3	String 2
18	1	Serial Number	4	String 3
19	1	Asset Tag	0	String 0
20	1	String0	"\0"	Zero Length String "Unused"
21	6	String1	"PICMG\0"	
27	8	String2	"1.1.0.1\0"	
35	11	String3	"SN12345678\0"	
46				
46	1	Block Id	0x00	Unused Space
47	2	Block Length	102	Dynamic Block Size (Words)
49	201	Unused		
250				
250	1	Block Id	0xFE	CRC
251	2	Block Length	0x0000	End Of List
253	2	CRC	0xFFFF	
255	1	Pack Byte	0x00	Word Alignment Pack Byte

559

151

44

152

153

## 560 8 Standard Data Formats

### 561 8.1 Compressed ASCII PNPID

#### 562 8.1.1 Definition

563 Compressed ASCII is defined as 5 bits per character, "00001b" = "A" ... "11010b" = "Z".

Byte	Bits	Description
0	{7}	0
0	{6:2}	First character in compressed ASCII
0	{1:0}	Second character in compressed ASCII bits{4:3}
1	{7:5}	Second character in compressed ASCII bits{2:0}
1	{4:0}	Third character in compressed ASCII

#### 564 8.1.2 Example

Hex	Interpreted
0xA741	'PMG'

### 565 8.2 EEPROM Specification Revision.

#### 566 8.2.1 Definition

567 This is an 8Bit value specifying the specification version used to creating the EEPROM  
568 content.

Bits	Description
{7:4}	Specification Version.
{3:0}	Specification Revision.

#### 569 8.2.2 Examples

Value	Decoded
0x10	1.0
0x20	2.0
0x21	2.1

570

571

## 9 Headers

572

### 9.1 EeeP.h

```

573 /*
574 * <KHeader>
575 *+=====
576 *I          EApiDK Embedded Application Development Kit
577 *+=====
578 *I $HeadURL: https://eapidk.svn.sourceforge.net/svnroot/eapidk/trunk/include/EeeP.h $
579 *+=====
580 *I Copyright: Copyright (c) 2002-2009, Kontron Embedded Modules GmbH
581 *I Author: John Kearney,           John.Kearney@kontron.com
582 *I
583 *I License: All rights reserved. This program and the accompanying
584 *I materials are licensed and made available under the
585 *I terms and conditions of the BSD License which
586 *I accompanies this distribution. The full text of the
587 *I license may be found at
588 *I http://opensource.org/licenses/bsd-license.php
589 *I
590 *I THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN
591 *I "AS IS" BASIS, WITHOUT WARRANTIES OR REPRESENTATIONS OF
592 *I ANY KIND, EITHER EXPRESS OR IMPLIED.
593 *I
594 *I Description: Embedded EEPROM
595 *I
596 *+-----=
597 *I
598 *I File Name      : STDEEP.h
599 *I File Location  : include
600 *I Last committed : $Revision: 21 $
601 *I Last changed by: $Author: dethropes $
602 *I Last changed date: $Date: 2009-10-20 17:10:24 +0200 (Di, 20 Okt 2009) $
603 *I ID             : $Id: EeeP.h 21 2009-10-20 15:10:24Z dethropes $
604 *I
605 *+=====
606 *</KHeader>
607 */
608
609 /* Structures for Embedded EEPROM */
610 #ifndef __EEEP_H__
611 #define __EEEP_H__
612
613 #ifndef EEEP_UINT32_C
614 # define EEEP_UINT8_C(x) ((uint8_t)(x))
615 # define EEEP_UINT16_C(x) ((uint16_t)(x))
616 # define EEEP_UINT32_C(x) ((uint32_t)(x))
617#endif
618
619 // #pragma pack(push)
620 #pragma pack(1)
621
622
623 /*
624 * Detecting EeeP EEPROM
625 *
626 * High Level Check
627 * if(!memcmp(
628 *     &EeePEEP[0x01],
629 *     "3P",
630 *     0x02
631 * )
632 * {
633 *     // Found EeeP EEPROM
634 */

```

157

46

PICMG EeeP Embedded EEPROM Base Specification

158

Draft 0.08 / October 20, 2009 (file PICMG EeeP Embedded EEPROM Base Specification rev D0\_08 / 115)

159

DRAFT Version - Do Not Design To/Do Not Claim Compliance To/Do Not Distribute This Document

```

635     * }
636     *
637     * Sample I2C Transfers
638     *
639     * Device Address : 0xAE(0x57)
640     * Index Type      : Standard
641     * Start<0x57><W>Ack<0x00>Ack
642     * Start<0x57><R>Ack<0x00>Ack<'3'>Ack<'P'>Ack<0x10>Nak Stop
643     *
644     * Device Address : 0xAE(0x57)
645     * Index Type      : Extended
646     * Start<0x57><W>Ack<0x00>Ack<0x00>Ack
647     * Start<0x57><R>Ack<0x00>Ack<'3'>Ack<'P'>Ack<0x10>Nak Stop
648     *
649 */
650
651
652
653 #define EEEP_VER_MASK_VER      EEEP_UINT8_C(0xF0)
654 #define EEEP_VER_MASK_REV      EEEP_UINT8_C(0x0F)
655 #define EEEP_VER_GET_VER(x)    EEEP_UINT8_C (((x)>>4)&0x0F )
656 #define EEEP_VER_GET_REV(x)    EEEP_UINT8_C (((x)>>0)&0x0F )
657 #define EEEP_VER_CREATE(Version,Revision) (\n
658     EEEP_UINT8_C(\n
659         ((Version )&0x0F )<<4) | \
660         (((Revision)&0x0F )<<0) \
661     ) \
662 )
663
664 /* EeeP Standard Revision */
665 #define EEEP_VER      0
666 #define EEEP_REVISION 5
667 #define EEEP_VERSION EEEP_VER_CREATE(EEEP_VER, EEEP_REVISION)
668
669
670
671
672 /*
673  * EEPROM Common Header
674  *
675  */
676 typedef struct EeePCmn_s{
677     uint8_t     Reserved0 ; /* 0x00 Don't Care Byte
678                           *          The purpose of this
679                           *          Byte is to reduce the Damage
680                           *          Extended Index read access is
681                           *          used on a Standard Index Device
682                           */
683     uint8_t     EepId[2]   ; /* 0x01 3P */
684     # define EEEP_EEPROM_MARKER "3P"
685     uint8_t     SpecRev   ; /* 0x03 EeeP Specification Revision
686                           *          +=====+=====+
687                           *          | Bits | Descriptions |
688                           *          +=====+=====+
689                           *          | 0 - 3 | Revision |
690                           *          +-----+
691                           *          | 4 - 7 | Version |
692                           *          +=====+=====+
693                           */
694
695     uint8_t     BlkOffset  ; /* 0x04 Absolute Offset to
696                           *          First Dynamic Block
697                           *          in words(2 bytes)
698                           */
699     uint8_t     DeviceDesc ; /* 0x05 Device Descriptor
700                           *          +=====+=====+
701                           *          | Bits | Description |
702                           *          +=====+=====+
703                           *          | 0 - 3 | Size 2^(8+n) Bytes |
704                           *          |           | (256 << n) Bytes |
705

```

## Headers

```
706          * |           | Addressable Bytes           |
707          * |           | Standard Index             |
708          * |           | 8bit - 11Bit                |
709          * |           | Extended Index              |
710          * |           | 16bit - 19Bit               |
711          * |           | 2048 KBit - 4096 MBit    |
712          * |           | 256 Bytes - 512 KBytes   |
713          * |           |
714          * |           |
715          * +-----+
716          * | 4      | Std/Ext Index            |
717          * +-----+
718          * | 5 - 7 | Page Write Length/   |
719          * |           | Alignment                  |
720          * |           | 0 = 1 Byte                |
721          * |           | 1 = 8 Byte                |
722          * |           | 2 = 16 Byte               |
723          * |           | 3 = 32 Byte               |
724          * |           | 4 = 64 Byte               |
725          * |           | 5 = 128 Byte              |
726          * |           | 6 = 256 Byte              |
727          * |           | 7 = 512 Byte              |
728          * +=====+=====
729          */
730 }EeePCmn_t;
731
732
733 /*
734  * EeeP
735  * Universal Device Identifier
736  *
737  * Standardized Compact
738  * Mechanism to Uniquely
739  * Identify Device Revisions
740  *
741  */
742 typedef struct UDIdEep_s{
743     uint8_t VendId[2] ; /* 0x00 Vendor Unique PNPID      */
744     uint8_t DeviceId[2]; /* 0x02 Vendor Specific Device ID */
745     uint8_t DeviceFlav ; /* 0x04 Device Specific Flavor ID */
746     uint8_t RevId       ; /* 0x05 Device Specific Revision ID */
747 }UDIdEep_t;
748
749 /*
750  * EeeP
751  * Expansion EEPROM Header
752  *
753  */
754 typedef struct Exp_EEP_s{
755     EeePCmn_t EeePHdr ; /* 0x00 EeeP Common Header */
756     UDIdEep_t DevId   ; /* 0x06 Unique Device Id   */
757 }Exp_EEP_t;
758
759
760
761
762 /*
763  * Dynamic Block Common Header
764  *
765  */
766 typedef struct DBlockIdHdr_s{
767     uint8_t DBlockId      ; /* 0x00 Block Id        */
768     uint8_t DBlockLength[2]; /* 0x01 Block Length/  */
769                           /*          Offset to next Block */
770                           /*          in words (2 Bytes) */
771                           */
772 }DBlockIdHdr_t;
773
774 /*
775 */

163 48 PICMG EeeP Embedded EEPROM Base Specification
164 Draft 0.08 / October 20, 2009 (file PICMG EeeP Embedded EEPROM Base Specification rev D0_08 / 115)
165 DRAFT Version - Do Not Design To/Do Not Claim Compliance To/Do Not Distribute This Document
```

```

776 *
777 *
778 * Block Types
779 *
780 *
781 *
782 */
783
784 /*
785 * Block IDs
786 *
787 */
788 #define EEEP_BLOCK_ID_UNUSED           EEEP_UINT8_C(0x00)
789 /*
790 * 0xC0 -0xCF See Platform Specific Headers
791 *
792 */
793 #define EEEP_BLOCK_ID_VENDOR_SPECIFIC EEEP_UINT8_C(0xF0)
794 #define EEEP_BLOCK_ID_EXP_EEPROM      EEEP_UINT8_C(0xF1)
795 /*
796 * 0xE0 -0xEF See Platform Specific Headers
797 *
798 */
799 #define EEEP_BLOCK_ID_SYSTEM_DESC     EEEP_UINT8_C(0xD1)
800 #define EEEP_BLOCK_ID_MODULE_DESC    EEEP_UINT8_C(0xD2)
801 #define EEEP_BLOCK_ID_CHASSIS_DESC   EEEP_UINT8_C(0xD3)
802 #define EEEP_BLOCK_ID_CRC_CHK       EEEP_UINT8_C(0xF2)
803 #define EEEP_BLOCK_ID_IGNORE        EEEP_UINT8_C(0xFF)
804
805 #define EEEP_OFFSET_VALUE_EOL       EEEP_UINT16_C(0x0000)
806 #define EEEP_OFFSET_VALUE_EOL_ALT  EEEP_UINT16_C(0xFFFF)
807
808 /*
809 * CRC Checksum Block
810 *
811 */
812 typedef struct CRC16ChkBlock_s{
813     DBlockIdHdr_t DBHdr          ; /* 0x00 Dynamic Block Header */
814     uint8_t CrC16[2]             ; /* 0x03 CRC16 Checksum */
815 }CRC16ChkBlock_t;
816
817
818 /*
819 * System Information
820 *
821 * see http://www.dmtf.org/standards/documents/SMBIOS/DSP0134.pdf
822 */
823
824 typedef struct SystemInfo_s{
825     DBlockIdHdr_t DBHdr          ; /* 0x00 Dynamic Block Header */
826     uint8_t Manufacturer         ; /* 0x03 Number of ASCIIIZ String */
827     uint8_t ProductName          ; /* 0x04 Number of ASCIIIZ String */
828     uint8_t Version              ; /* 0x05 Number of ASCIIIZ String */
829     uint8_t SerialNumber         ; /* 0x06 Number of ASCIIIZ String */
830     uint8_t SKU_Number           ; /* 0x07 Number of ASCIIIZ String */
831     uint8_t Family               ; /* 0x08 Number of ASCIIIZ String */
832     uint8_t AssetTagNumber      ; /* 0x09 Number of ASCIIIZ String */
833     char StringsBlock[1]         ; /* 0xA String Block */
834 }SystemInfo_t;
835
836 /*
837 * Chassis Information
838 *
839 * see http://www.dmtf.org/standards/documents/SMBIOS/DSP0134.pdf
840 */
841 typedef struct ChassisInfo_s{
842     DBlockIdHdr_t DBHdr          ; /* 0x00 Dynamic Block Header */
843     uint8_t Manufacturer         ; /* 0x03 Number of ASCIIIZ String */
844     uint8_t ChassisType          ; /* 0x04 ENUM */
845     uint8_t Version              ; /* 0x05 Number of ASCIIIZ String */
846     uint8_t SerialNumber         ; /* 0x05 Number of ASCIIIZ String */

```

## Headers

```
847     uint8_t AssetTagNumber; /* 0x06 Number of ASCIIIZ String */
848     char StringsBlock[1]; /* 0x07 String Block */
849 }ChassisInfo_t;
850
851 /*
852 *      Base Board (or Module) Information
853 *
854 *      see http://www.dmtf.org/standards/documents/SMBIOS/DSP0134.pdf
855 */
856 typedef struct ModuleInfo_s{
857     DBlockIdHdr_t DBHdr; /* 0x00 Dynamic Block Header */
858     uint8_t Manufacturer; /* 0x03 Number of ASCIIIZ String */
859     uint8_t Product; /* 0x04 Number of ASCIIIZ String */
860     uint8_t Version; /* 0x05 Number of ASCIIIZ String */
861     uint8_t SerialNumber; /* 0x06 Number of ASCIIIZ String */
862     uint8_t AssetTag; /* 0x07 Number of ASCIIIZ String */
863     uint8_t FeatureFlag; /* 0x08 A collection of
864                           * flags that identify
865                           * features of this
866                           * baseboard.
867                           * +-----+-----+
868                           * | Bits | Descriptions |
869                           * +-----+-----+
870                           * | 0   | Is Motherboard |
871                           * +-----+-----+
872                           * | 1   | Requires Daughter Board |
873                           * +-----+-----+
874                           * | 2   | Removable |
875                           * +-----+-----+
876                           * | 3   | Replaceable |
877                           * +-----+-----+
878                           * | 4   | Hot Swap Capable |
879                           * +-----+-----+
880                           * | 5 - 7 | Reserved |
881                           * +-----+-----+
882 */
883 #define SMBIOS_IS_Motherboard EEEP_UINT8_C(1 << 0)
884 #define SMBIOS_REQ_DAUGHTER EEEP_UINT8_C(1 << 1)
885 #define SMBIOS_REMOVABLE EEEP_UINT8_C(1 << 2)
886 #define SMBIOS_REPLACEABLE EEEP_UINT8_C(1 << 3)
887 #define SMBIOS_HOT_SWAP_CAP EEEP_UINT8_C(1 << 4)
888     uint8_t Location; /* 0x09 Number of ASCIIIZ String */
889     uint8_t BoardType; /* 0x0A SMBIOS_BoardTypes_t */
890     char StringsBlock[1]; /* 0x0B String Block */
891 }ModuleInfo_t;
892 typedef enum SMBIOS_BoardTypes_e{
893     SMBIOS_BoardType_Unknown=0,
894     SMBIOS_BoardType_Other,
895     SMBIOS_BoardType_ServerBlade,
896     SMBIOS_BoardType_ConnectivitySwitch,
897     SMBIOS_BoardType_SystemManagementModule,
898     SMBIOS_BoardType_ProcessorModule,
899     SMBIOS_BoardType_IO_Module,
900     SMBIOS_BoardType_Memory_Module,
901     SMBIOS_BoardType_DaughterBoard,
902     SMBIOS_BoardType_Motherboard,
903     SMBIOS_BoardType_ProcessorMemory_Module,
904     SMBIOS_BoardType_Interconnect_Board,
905 }SMBIOS_BoardTypes_t;
906
907 /*
908 *      Display Device Data Block
909 *
910 */
911
912 typedef struct LFPDataBlock_s{
913     DBlockIdHdr_t DBHdr; /* 0x00 Dynamic Block Header */
914     uint8_t Interface; /* 0x03 Display Interface */
915 #define EEEP_DISP_INT_LVDS EEEP_UINT8_C(0x02)
916 #define EEEP_DISP_INT_SDOVB EEEP_UINT8_C(0x03)
```

```

917     #define EEEP_DISP_INT_SDVOC  EEEP_UINT8_C(0x04)
918     #define EEEP_DISP_INT_DDI1   EEEP_UINT8_C(0x05)
919     #define EEEP_DISP_INT_DDI2   EEEP_UINT8_C(0x06)
920     #define EEEP_DISP_INT_DDI3   EEEP_UINT8_C(0x07)
921     uint8_t RawData[1]; /* 0x04 Display Raw Data
922             * DisplayID
923             * EDID
924             * UDS
925             * EPI
926             */
927 }LFPDataBlock_t;
928
929 /*
930  * Vendor Specific Dynamic Block Header
931  *
932 */
933 typedef struct VendBlockHdr_s{
934     DBlockIdHdr_t DBHdr ; /* 0x00 Dynamic Block Header */
935     uint8_t VendId[2] ; /* 0x03 Compressed ASCII PNPID */
936     /* After This Point is only
937         * Suggested
938         */
939     //uint8_t VendBlockId; /* 0x04 Vendor Specific Block Id */
940     //uint8_t VendData[1]; /* 0x05 Vendor Data */
941 }VendBlockHdr_t;
942
943
944 /*
945  * Descriptor for Additional EEPROMS
946  *
947  * I.E. For Chassis/System/Base Board EEPROMs
948 */
949 typedef struct ExtI2CDeviceDesc_s{
950     DBlockIdHdr_t DBHdr ; /* 0x00 Dynamic Block Header */
951     uint8_t DeviceAddr[2]; /* 0x03 Encoded 7/10 Bit Device Address */
952     uint8_t DeviceBus ; /* 0x05 Device Bus */
953     #define EEEP_I2CBuSID_I2C      EEEP_UINT8_C(0x00)
954     #define EEEP_I2CBuSID_SMB     EEEP_UINT8_C(0x01)
955     #define EEEP_I2CBuSID_LVDS    EEEP_UINT8_C(0x02)
956     #define EEEP_I2CBuSID_DDI1   EEEP_UINT8_C(0x03)
957     #define EEEP_I2CBuSID_DDI2   EEEP_UINT8_C(0x04)
958     #define EEEP_I2CBuSID_DDI3   EEEP_UINT8_C(0x05)
959     uint8_t DeviceDesc ; /* 0x06 Device Descriptor
960             * +-----+
961             * | Bits | Description |
962             * +-----+
963             * | 0 - 3 | Size 2^(8+n) Bytes |
964             * |       | (256 << n) Bytes |
965             * |       | |
966             * |       | Addressable Bytes |
967             * |       | Standard Index |
968             * |       | 8bit - 11Bit |
969             * |       | Extended Index |
970             * |       | 16bit - 19Bit |
971             * |       | 2048 KBit - 4096 MBit |
972             * |       | 256 Bytes - 512 KBytes |
973             * |       | |
974             * +-----+
975             * | 4   | Std/Ext Index |
976             * +-----+
977             * | 5 - 7 | Reserved |
978             * +-----+
979             */
980     #define EEEP_EXT_INDX EEEP_UINT8_C(1<<4)
981 }ExtI2CDeviceDesc_t;
982
983
984 /*
985  * Platform Specific Headers
986  */
987

```

## Headers

```
988 #include "COM0EEP.h"
989
990
991 #pragma pack(pop) // n = 2 , stack popped
992
993 /*
994 * CPU Independent Multi Byte
995 * Big Endian Memory Access
996 */
997 void
998 EeeP_Set16BitValue_BE(
999     uint8_t *pBuffer,
1000     uint16_t Value
1001 )
1002 {
1003     pBuffer[1]=(Value      )&0xFF;
1004     pBuffer[0]=(Value>>8)&0xFF;
1005 }
1006 uint16_t
1007 EeeP_Get16BitValue_BE(
1008     uint8_t *pBuffer
1009 )
1010 {
1011     return (pBuffer[1]      ) |
1012             (pBuffer[0]<< 8) ;
1013 }
1014 EeeP_Set32BitValue_BE(
1015     uint8_t *pBuffer,
1016     uint32_t Value
1017 )
1018 {
1019     pBuffer[3]=(Value      )&0xFF;
1020     pBuffer[2]=(Value>> 8)&0xFF;
1021     pBuffer[1]=(Value>>16)&0xFF;
1022     pBuffer[0]=(Value>>24)&0xFF;
1023 }
1024 uint32_t
1025 EeeP_Get32BitValue_BE(
1026     uint8_t *pBuffer
1027 )
1028 {
1029     return (pBuffer[3]      ) |
1030             (pBuffer[2]<< 8) |
1031             (pBuffer[1]<<16) |
1032             (pBuffer[0]<<24) ;
1033 }
1034 /*
1035 * CPU Independent Multi Byte
1036 * Little Endian Memory Access
1037 */
1038 void
1039 EeeP_Set16BitValue_LE(
1040     uint8_t *pBuffer,
1041     uint16_t Value
1042 )
1043 {
1044     pBuffer[0]=(Value      )&0xFF;
1045     pBuffer[1]=(Value>>8)&0xFF;
1046 }
1047 uint16_t
1048 EeeP_Get16BitValue_LE(
1049     uint8_t *pBuffer
1050 )
1051 {
1052     return (pBuffer[0]      ) |
1053             (pBuffer[1]<< 8) ;
1054 }
1055 EeeP_Set32BitValue_LE(
1056     uint8_t *pBuffer,
1057     uint32_t Value
```

```

1058         )
1059     {
1060         pBuffer[0]=(Value      )&0xFF;
1061         pBuffer[1]=(Value>> 8)&0xFF;
1062         pBuffer[2]=(Value>>16)&0xFF;
1063         pBuffer[3]=(Value>>24)&0xFF;
1064     }
1065     uint32_t
1066     EeeP_Get32BitValue_LE(
1067         uint8_t *pBuffer
1068         )
1069     {
1070         return (pBuffer[0]      ) |
1071                 (pBuffer[1]<< 8) |
1072                 (pBuffer[2]<<16) |
1073                 (pBuffer[3]<<24) ;
1074     }
1075
1076
1077     #endif /* __EEEP_H__ */
1078

```

**9.2 COM0EEP.h**

```

1081 /*
1082 *<KHeader>
1083 *=====
1084 *I          EApiDK Embedded Application Development Kit
1085 *=====
1086 *I $HeadURL: https://eapidk.svn.sourceforge.net/svnroot/eapidk/trunk/include/COM0EEP.h $
1087 *=====
1088 *I Copyright: Copyright (c) 2002-2009, Kontron Embedded Modules GmbH
1089 *I           Author: John Kearney,           John.Kearney@kontron.com
1090 *I
1091 *I           License: All rights reserved. This program and the accompanying
1092 *I           materials are licensed and made available under the
1093 *I           terms and conditions of the BSD License which
1094 *I           accompanies this distribution. The full text of the
1095 *I           license may be found at
1096 *I           http://opensource.org/licenses/bsd-license.php
1097 *I
1098 *I           THE PROGRAM IS DISTRIBUTED UNDER THE BSD LICENSE ON AN
1099 *I           "AS IS" BASIS, WITHOUT WARRANTIES OR REPRESENTATIONS OF
1100 *I           ANY KIND, EITHER EXPRESS OR IMPLIED.
1101 *I
1102 *I Description: COM0 R2.0 Specific Structures and Data
1103 *I
1104 *+-----=
1105 *I
1106 *I File Name      : COM0EEP.h
1107 *I File Location   : include
1108 *I Last committed   : $Revision: 20 $
1109 *I Last changed by   : $Author: dethropes $
1110 *I Last changed date : $Date: 2009-10-16 16:54:23 +0200 (Fr, 16 Okt 2009) $
1111 *I ID              : $Id: COM0EEP.h 20 2009-10-16 14:54:23Z dethropes $
1112 *I
1113 *+=====
```

\*</KHeader>

```

1114 */
1115
1116 /* Structures for COM0 STDEEP */
1117 #ifndef __COM0EEP_H__
1118 #define __COM0EEP_H__
1119
1120 /*
1121 * Detecting COM0 R1.0 EEPROM
1122 *
1123 * High Level Check
1124 * if(!memcmp(
1125 *     &COM0EEP[0xE0],
1126 *     "COMExpressConfig",
1127 *     0x10
1128 * )
1129 * )
1130 * {
1131 *     // Found COM0R10 EEPROM
1132 * }
1133 *
1134 * Sample I2C Transfer
1135 * Device Address : 0xAE(0x57)
1136 * Index Type     : Standard
1137 * Start<0x57><W>Ack<0xE0>Ack
1138 * Start<0x57><R>Ack<'C'>Ack<'O'>Ack<'M'>Ack<'E'>Ack<'x'>Ack<'p'>Ack
1139 *             <'r'>Ack<'e'>Ack<'s'>Ack<'s'>Ack<'C'>Ack<'o'>Ack
1140 *             <'n'>Ack<'f'>Ack<'i'>Ack<'g'>Nak
1141
1142 Stop
1143 *
1144 */
1145
1146 /* COM0 R2.0 Standard Revision */
1147 #define COM0R20_VER      2

```

```

1148 #define COM0R20_REVISION 0
1149 #define COM0R20_VERSION EEEP_VER_CREATE(COM0R20_VER, COM0R20_REVISION)
1150
1151
1152 /*
1153 * COM R2.0
1154 * Carrier Board EEPROM Header
1155 *
1156 */
1157 typedef struct COM0R20_CB_s{
1158     EeeCmn_t    EeePhdr ; /* 0x00 EeeP Common Header */
1159     uint8_t    GenId[4] ; /* 0x06 "COM0" */
1160     UDIDeep_t   DevId ; /* 0x0C Unique Device Id */
1161     uint8_t    CBTType ; /* 0x10 Carrier Board Type */
1162     uint8_t    SpecRev ; /* 0x11 COM0 Specification Revision
1163             * +-----+-----+
1164             * | Bits | Descriptions |
1165             * +-----+-----+
1166             * | 0 - 3 | Revision |
1167             * +-----+-----+
1168             * | 4 - 7 | Version |
1169             * +-----+-----+
1170         */
1171     uint8_t    UsbDesc ; /* 0x12 USB Descriptor Byte
1172             * +-----+-----+
1173             * | Bits | Descriptions |
1174             * +-----+-----+
1175             * | 0 - 3 | Count of High Speed Ports |
1176             * +-----+-----+
1177             * | 4 - 6 | Count of Super Speed Ports |
1178             * +-----+-----+
1179             * | 7     | Reserved |
1180             * +-----+-----+
1181         */
1182
1183 #define COM0R20_USB3_PCNT_MASK      EEEP_UINT8_C(0x07)
1184 #define COM0R20_USB3_PCNT_OFFSET    EEEP_UINT8_C(0x04)
1185 #define COM0R20_USB_PCNT_MASK       EEEP_UINT8_C(0x0F)
1186 #define COM0R20_USB_PCNT_OFFSET    EEEP_UINT8_C(0x00)
1187
1188     uint8_t    SasDesc; /* 0x13 LAN Descriptor Byte
1189             * +-----+-----+-----+-----+
1190             * | SAS/ | Bit | Value | Meaning |
1191             * | SATA |   |   |   |
1192             * | Port |   |   |   |
1193             * +-----+-----+-----+-----+
1194             * | 0   | 0   | 0   | Not Implemented |
1195             * |   |   | +-----+-----+
1196             * |   |   | 1   | Implemented |
1197             * |   |   | +-----+-----+
1198             * |   | 1   | 0   | SATA Device |
1199             * |   |   | +-----+-----+
1200             * |   |   | 1   | SAS Device |
1201             * |   |   | +-----+-----+
1202             * | 1   | 2   | 0   | Not Implemented |
1203             * |   |   | +-----+-----+
1204             * |   |   | 1   | Implemented |
1205             * |   |   | +-----+-----+
1206             * |   | 3   | 0   | SATA Device |
1207             * |   |   | +-----+-----+
1208             * |   |   | 1   | SAS Device |
1209             * |   |   | +-----+-----+
1210             * | 2   | 4   | 0   | Not Implemented |
1211             * |   |   | +-----+-----+
1212             * |   |   | 1   | Implemented |
1213             * |   |   | +-----+-----+
1214             * |   | 5   | 0   | SATA Device |
1215             * |   |   | +-----+-----+
1216             * |   |   | 1   | SAS Device |
1217             * |   |   | +-----+-----+
1218         */

```

## Headers

```

1219          * | 3   | 6   | 0   | Not Implemented   |
1220          * |     |     +-----+
1221          * |     | 1   | Implemented   |
1222          * |     +-----+-----+
1223          * | 7   | 0   | SATA Device   |
1224          * |     |     +-----+
1225          * |     | 1   | SAS  Device   |
1226          * +-----+-----+-----+
1227      */
1228
1229 #define COM0R20_SAS_CONNECTOR_PRESENT EEEP_UINT8_C(1<<0)
1230 #define COM0R20_SATA_SAS_DEVICE      EEEP_UINT8_C(1<<1)
1231
1232 #define COM0R20_SAS_CHANNEL_0        EEEP_UINT8_C(0)
1233 #define COM0R20_SAS_CHANNEL_1        EEEP_UINT8_C(2)
1234 #define COM0R20_SAS_CHANNEL_2        EEEP_UINT8_C(4)
1235 #define COM0R20_SAS_CHANNEL_3        EEEP_UINT8_C(6)
1236
1237 uint8_t    LanDesc; /* 0x14 LAN Descriptor Byte
1238          *
1239          * +-----+-----+-----+
1240          * | Bits | Value | Meaning
1241          * +-----+-----+-----+
1242          * | 0   | 0   | GBE0 Not Implemented |
1243          * |     |     +-----+
1244          * |     | 1   | GBE0 Implemented   |
1245          * +-----+-----+
1246          * | 1   | 0   | GBE1 Not Implemented |
1247          * |     |     +-----+
1248          * |     | 1   | GBE1 Implemented   |
1249          * +-----+-----+
1250          * | 2   | 0   | GBE2 Not Implemented |
1251          * |     |     +-----+
1252          * |     | 1   | GBE2 Implemented   |
1253          * +-----+-----+
1254          * | 4 - 7 | Reserved           |
1255          * +-----+-----+
1256      */
1257 #define COM0R20_GBE0_PRESENT        EEEP_UINT8_C(1<<0)
1258 #define COM0R20_GBE1_PRESENT        EEEP_UINT8_C(1<<1)
1259 #define COM0R20_GBE2_PRESENT        EEEP_UINT8_C(1<<2)
1260 #define COM0R20_GBE1E0_PRESENT      EEEP_UINT8_C(1<<3)
1261
1262 uint8_t    MiscIol; /* 0x15 Miscellaneous I/O Descriptor Byte 1
1263          *
1264          * +-----+-----+-----+
1265          * | Bits | Value | Meaning
1266          * +-----+-----+-----+
1267          * | 0   | 0   | WAKE0 Not Implemented |
1268          * |     |     +-----+
1269          * |     | 1   | WAKE0 Implemented   |
1270          * +-----+-----+
1271          * | 1   | 0   | WAKE1 Not Implemented |
1272          * |     |     +-----+
1273          * |     | 1   | WAKE1 Implemented   |
1274          * +-----+-----+
1275          * | 2   | 0   | SUS Not Implemented  |
1276          * |     |     +-----+
1277          * |     | 1   | SUS Implemented   |
1278          * +-----+-----+
1279          * | 3   | 0   | BATLOW Not Implemented |
1280          * |     |     +-----+
1281          * |     | 1   | BATLOW Implemented  |
1282          * +-----+-----+
1283          * | 4   | 0   | THRMP Not Implemented |
1284          * |     |     +-----+
1285          * |     | 1   | THRMP Implemented   |
1286          * +-----+-----+
1287          * | 5   | 0   | EBROM Not Implemented |
1288          * |     |     +-----+

```

```

1289      * | | 1 | EBROM Implemented |
1290      * +-----+
1291      * | 6 | 0 | WDT Not Implemented |
1292      * | | +-----+
1293      * | | 1 | WDT Implemented |
1294      * +-----+
1295      * | 7 | 0 | AC97 Not Implemented |
1296      * | | +-----+
1297      * | | 1 | AC97 Implemented |
1298      * +-----+
1299 */
1300 #define COM0R20_WAKE0_PRESENT EEEP_UINT8_C(1<<0)
1301 #define COM0R20_WAKE1_PRESENT EEEP_UINT8_C(1<<1)
1302 #define COM0R20_SUS_PRESENT EEEP_UINT8_C(1<<2)
1303 #define COM0R20_BATLOW_PRESENT EEEP_UINT8_C(1<<3)
1304 #define COM0R20_THRMP_PRESENT EEEP_UINT8_C(1<<4)
1305 #define COM0R20_EBROM_PRESENT EEEP_UINT8_C(1<<5)
1306 #define COM0R20_WDT_PRESENT EEEP_UINT8_C(1<<6)
1307 #define COM0R20_AC97_PRESENT EEEP_UINT8_C(1<<7)
1308
1309 uint8_t MiscIo2; /* 0x16 Miscellaneous I/O Descriptor Byte 2
1310 */
1311 /*
1312  * +-----+-----+-----+-----+
1313  * | Bits | Value | Meaning |
1314  * +-----+-----+-----+-----+
1315  * | 0 | 0 | SSC Not Implemented |
1316  * | | +-----+
1317  * | | 1 | SSC Implemented |
1318  * | +-----+
1319  * | 1 | 0 | SDIO Not Implemented |
1320  * | | +-----+
1321  * | | 1 | SDIO Implemented |
1322  * | +-----+
1323  * | 2 - 7 | Reserved |
1324  * +-----+
1325 */
1326 #define COM0R20_SSC_PRESENT EEEP_UINT8_C(1<<0)
1327 #define COM0R20_SDIO_PRESENT EEEP_UINT8_C(1<<1)
1328 uint8_t DDIDesc; /* 0x17 Digital Display Interface Descriptor Byte
1329 */
1330 /*
1331  * +-----+-----+-----+-----+
1332  * | DDI | Bits | Value | Meaning |
1333  * | Port | | | |
1334  * +-----+-----+-----+-----+
1335  * | 1 | 0-2 | 0 | Not Implemented |
1336  * | | +-----+
1337  * | | | 1 | eDisplay Port |
1338  * | | +-----+
1339  * | | | 2 | Display Port |
1340  * | | +-----+
1341  * | | | 3 | HDMI/DVI |
1342  * | | +-----+
1343  * | | | 4 | SDVO |
1344  * | | +-----+
1345  * | | | 5 - 7 | Reserved |
1346  * | +-----+
1347  * | 2 | 3-4 | 0 | Not Implemented |
1348  * | | +-----+
1349  * | | | 1 | eDisplay Port |
1350  * | | +-----+
1351  * | | | 2 | Display Port |
1352  * | | +-----+
1353  * | | | 3 | HDMI/DVI |
1354  * | | +-----+
1355  * | | | 5 | Reserved |
1356  * | +-----+
1357  * | 3 | 6-7 | 0 | Not Implemented |
1358  * | | +-----+
1359  * | | | 1 | eDisplay Port |
1360  * | | +-----+
1361  * | | | 2 | Display Port |
1362 */

```

## Headers

```

1360 *      |      | +-----+
1361 *      |      | 3   | HDMI/DVI   |
1362 *      +-----+-----+
1363 */
1364 #define COM0R20_DDI_NOT_USED      EEEP_UINT8_C(0x0)
1365 #define COM0R20_DDI_eDispPort     EEEP_UINT8_C(0x1)
1366 #define COM0R20_DDI_DispPort      EEEP_UINT8_C(0x2)
1367 #define COM0R20_DDI_HDMI         EEEP_UINT8_C(0x3)
1368 #define COM0R20_DDI_SDVO         EEEP_UINT8_C(0x4)
1369 #define COM0R20_DDI_BITMASK       EEEP_UINT8_C(0x3)
1370
1371 #define COM0R20_DDI1_OFFSET      EEEP_UINT8_C(0x0)
1372 #define COM0R20_DDI2_OFFSET      EEEP_UINT8_C(0x3)
1373 #define COM0R20_DDI3_OFFSET      EEEP_UINT8_C(0x6)
1374 uint8_t    Reserved0; /* 0x18 Reserved */
1375 uint8_t    Reserved1; /* 0x19 Reserved */
1376 #define COM0R20_VGA_PRESENT      EEEP_UINT8_C(1<<4)
1377 #define COM0R20_LVDSCB_PRESENT    EEEP_UINT8_C(1<<3)
1378 #define COM0R20_LVDSCA_PRESENT    EEEP_UINT8_C(1<<2)
1379 #define COM0R20_SDVOCC_PRESENT    EEEP_UINT8_C(1<<1)
1380 #define COM0R20_SDVOCB_PRESENT    EEEP_UINT8_C(1<<0)
1381
1382 uint8_t    LaneMap[16];/* 0x1A Lane Information
1383 *      +=====+=====+=====+
1384 *      | Bits | Value | Meaning
1385 *      +=====+=====+=====+
1386 *      | 0 - 2 | 0   | Not Implemented
1387 *      |        +-----+
1388 *      |        | 1   | x1 Link Width
1389 *      |        +-----+
1390 *      |        | 2   | x2 Link Width
1391 *      |        +-----+
1392 *      |        | 3   | x4 Link Width
1393 *      |        +-----+
1394 *      |        | 4   | x8 Link Width
1395 *      |        +-----+
1396 *      |        | 5   | x16 Link Width
1397 *      |        +-----+
1398 *      |        | 6   | x32 Link Width
1399 *      |        +-----+
1400 *      |        | 7   | Reserved
1401 *      +-----+
1402 *      | 3   | 0   | Gen 1
1403 *      |        +-----+
1404 *      |        | 1   | Gen 2
1405 *      +-----+
1406 */
1407 #define COM0R20_PCIE_LANE_WIDTH_MASK EEEP_UINT8_C(0x07)
1408 #define COM0R20_PCIE_GEN2          EEEP_UINT8_C(1<<3)
1409 }COM0R20_CB_t;
1410 /*
1411 * Pci Express Lane Mapping
1412 *
1413 * Example 1
1414 * Standard Type 2
1415 * 6 x1
1416 * 1 x16
1417 * +=====+=====+=====+
1418 * | Byte | Value | Description
1419 * +=====+=====+=====+
1420 * | 00   | 11   | x1 Lane 00 & 01 |
1421 * | 01   | 11   | x1 Lane 02 & 03 |
1422 * | 02   | 11   | x1 Lane 04 & 05 |
1423 * | 03   | 00   | Unused
1424 * | 04   | 00   | Unused
1425 * | 05   | 00   | Unused
1426 * | 06   | 00   | Unused
1427 * | 07   | 00   | Unused
1428 * | 08   | 55   | x16 Lane 16 - 31 |
1429 * | 09   | 55   | x16 Lane 16 - 31 |

```

```

1430      * | 10   | 55    | x16 Lane 16 - 31 |
1431      * | 11   | 55    | x16 Lane 16 - 31 |
1432      * | 12   | 55    | x16 Lane 16 - 31 |
1433      * | 13   | 55    | x16 Lane 16 - 31 |
1434      * | 12   | 55    | x16 Lane 16 - 31 |
1435      * | 14   | 55    | x16 Lane 16 - 31 |
1436      * | 15   | 55    | x16 Lane 16 - 31 |
1437      * +=====+=====+=====+
1438
1439      * Example 2
1440      * Type 2
1441      * 1 x4
1442      * 2 x1
1443      * 1 x16
1444      * +=====+=====+=====+
1445      * | Byte | Value | Description   |
1446      * +=====+=====+=====+
1447      * | 00   | 33    | x4 Lane 00 - 03 |
1448      * | 01   | 33    | x4 Lane 00 - 03 |
1449      * | 02   | 11    | x1 Lane 04 & 05 |
1450      * | 03   | 00    | Unused          |
1451      * | 04   | 00    | Unused          |
1452      * | 05   | 00    | Unused          |
1453      * | 06   | 00    | Unused          |
1454      * | 07   | 00    | Unused          |
1455      * | 08   | 55    | x16 Lane 16 - 31 |
1456      * | 09   | 55    | x16 Lane 16 - 31 |
1457      * | 10   | 55    | x16 Lane 16 - 31 |
1458      * | 11   | 55    | x16 Lane 16 - 31 |
1459      * | 12   | 55    | x16 Lane 16 - 31 |
1460      * | 13   | 55    | x16 Lane 16 - 31 |
1461      * | 12   | 55    | x16 Lane 16 - 31 |
1462      * | 14   | 55    | x16 Lane 16 - 31 |
1463      * | 15   | 55    | x16 Lane 16 - 31 |
1464      * +=====+=====+=====+
1465
1466      * Example 3
1467      * Type 2
1468      * 2 x2
1469      * 2 x1
1470      * 4 x4
1471      * +=====+=====+=====+
1472      * | Byte | Value | Description   |
1473      * +=====+=====+=====+
1474      * | 00   | 22    | x2 Lane 00 - 01 |
1475      * | 01   | 11    | x1 Lane 02 & 03 |
1476      * | 02   | 00    | Unused          |
1477      * | 03   | 00    | Unused          |
1478      * | 04   | 00    | Unused          |
1479      * | 05   | 00    | Unused          |
1480      * | 06   | 00    | Unused          |
1481      * | 07   | 00    | Unused          |
1482      * | 08   | 33    | x4 Lane 16 - 19 |
1483      * | 09   | 33    | x4 Lane 16 - 19 |
1484      * | 10   | 33    | x4 Lane 20 - 23 |
1485      * | 11   | 33    | x4 Lane 20 - 23 |
1486      * | 12   | 33    | x4 Lane 24 - 27 |
1487      * | 13   | 33    | x4 Lane 24 - 27 |
1488      * | 14   | 33    | x4 Lane 28 - 31 |
1489      * | 15   | 33    | x4 Lane 28 - 31 |
1490      * +=====+=====+=====+
1491
1492 */
1493
1494 /*
1495  * COM R2.0
1496  * Module EEPROM Header
1497  *
1498  */
1499 typedef struct COM0R20_M_s{
1500     EeePCmn_t   EeePHdr ; /* 0x00 EeeP Common Header */

```

## Headers

```
1501     uint8_t      GenId[4] ; /* 0x06 "COM0"    */
1502     UDIdEep_t   DevId    ; /* 0x0A Unique Device Id    */
1503     uint8_t      MType    ; /* 0x10 Module Type      */
1504     uint8_t      SpecRev  ; /* 0x11 COM0 Specification Revision
1505             * +=====+=====
1506             * | Bits | Descriptions   |
1507             * +=====+=====
1508             * | 0 - 3 | Revision       |
1509             * +=====+=====
1510             * | 4 - 7 | Version        |
1511             * +=====+=====
1512         */
1513     /*
1514     * Module Fixed Offset Information
1515     *
1516     */
1517 }COM0R20_M_t;
1518
1519 #define COM0R20_BLOCK_ID_EXP_CARD_DESC      EEEP_UINT8_C(0xE0)
1520
1521
1522 /*
1523 * Express Card Slot Descriptor
1524 *
1525 */
1526 typedef struct ExpCardBlock_s{
1527     DBlockIdHdr_t  DBHdr      ; /* 0x00 Dynamic Block Header */
1528     uint8_t        ExpressCardNumber; /* 0x03 0 - 1 */
1529     uint8_t        ComExpressPort  ; /* 0x04
1530             * +=====+=====
1531             * | Bits | Descriptions   |
1532             * +=====+=====
1533             * | 0 - 4 | PCI Express Port |
1534             * |           | Mapping.      |
1535             * |           | Port Starting  |
1536             * |           | Lane.          |
1537             * |           | 0 - 31        |
1538             * +=====+=====
1539             * | 5 - 7 | USB Port Mapping |
1540             * |           | 0 - 7          |
1541             * +=====+=====
1542         */
1543     uint8_t        SwitchPortNumber[1] ; /* 0x05 An Array of
1544                                         * Port/Device
1545                                         * numbers Terminated
1546                                         * with 0x7F
1547         */
1548 #define COM0R20_EXPCARD_MAP_EOL EEEP_UINT8_C(0x7F)
1549 }ExpCardBlock_t;
1550
1551
1552
1553
1554 #endif /* __COM0EEP_H__ */
1555
```

1557

## 10 Revision History

Revision	Date	Notes
D0.00	Jul 5, 09	Initial Version
D0.01	Jul 10, 09	Improved Format
D0.02	Jul 16, 09	Improved Wording
D0.03	Oct.01.09	Reworked in accordance with Feedback.
D0.04	Oct.05.09	Improved & Expanded Sample Contents.
D0.05	Oct.05.09	Improved for Architecture independent Big-endian Access. Added More Block definitions. Added Device Flavor ID, to allow for stuffing options.
D0.06	Oct.14.09	Added Line Numbers. Improved Tables. Other minor improvements.
D0.07	Oct.16.09	Cleaned up format etc, to look more PICMG. Started Calling EeeP Renamed Document Changed Block Sizes to Words
D0.08	Oct.20.09	General Cleanup

1558