

GW1N series of FPGA Products

Data Sheet

DS100-2.6.2E, 07/16/2021

Copyright©2021 Guangdong Gowin Semiconductor Corporation. All Rights Reserved.

GOWINSEMI are trademarks of Guangdong Gowin Semiconductor Corporation and are registered in China, the U.S. Patent and Trademark Office, and other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders. No part of this document may be reproduced or transmitted in any form or by any denotes, electronic, mechanical, photocopying, recording or otherwise, without the prior written consent of GOWINSEMI.

Disclaimer

GOWINSEMI assumes no liability and provides no warranty (either expressed or implied) and is not responsible for any damage incurred to your hardware, software, data, or property resulting from usage of the materials or intellectual property except as outlined in the GOWINSEMI Terms and Conditions of Sale. All information in this document should be treated as preliminary. GOWINSEMI may make changes to this document at any time without prior notice. Anyone relying on this documentation should contact GOWINSEMI for the current documentation and errata.

Revision History

Date	Version	Description
06/08/2018	1.19E	Initial version published.
07/31/2018	1.2E	 PLL Structure diagram updated; User Flash timing parameters added; The description of systemIO status for blank chips added.
09/12/2018	1.3E	The UG256 package added.
12/10/2018	1.4E	 The BANK0 and BANK2 of GW1N-6 and GW1N-9 support I3C OpenDrain/PushPull conversion; Change the step delay of IODELAY from 25ps to 30 ps.
01/09/2019	1.5E	Oscillator frequency updated.
02/14/2019	1.6E	 Power supply for UV devices updated; Recommended Operating Conditions for UV devices updated; Part naming figures updated.
06/04/2019	1.7E	 Operating temperature changed to Junction temperature; GW1N-1S added; Power supply restrictions of BANK0/1/3 in GW1N-6/9 added; Description of User Flash in GW1N-2/2B/4/4B/6/9 added;
	V	• GW1N-6/9 EQ144 added.
07/08/2019	1.8E	GW1N-6/9 MG196, UG169, and EQ176 added;GW1N-1S CS30 added.
10/10/2019	1.9E	 Packages of GW1N-1 LQ100X-LV and LQ100X-UV added; GW1N-1S BSRAM does not support Dual port mode; The package size of LQ100 / LQ144 / EQ144 / LQ176 / EQ176 fixed; Junction temperature of automotive operation added; Power supply ramp rates updated.
11/15/2019	2.0E	 The number of Max. I/O updated; Automotive grade description added in 5.1 Part Name; IODELAY description added.
01/02/2020	2.1E	 The package name of LQ100X-LV and LQ100X-UV updated; GW1N-4 MG132X added; CLU description updated.
03/17/2020	2.2E	 GW1N-9 CS81M added; The description of PLL CLKIN frequency updated.
04/09/220	2.3E	GW1N-2/GW1N-2B/GW1N-6 removed;CFU view updated;
05/28/2020	2.3.1E	Further description of "C" and "I" in the part name marking added.
09/30/2020	2.4E	GW1N-2 added;GW1N-9 MG100 added;GW1N-9 QN48F added.
01/13/2021	2.4.1E	I/O Input/Output type updated.
01/22/2021	2.4.2E	GW1N-2 QN48 and QN48M added.
02/08/2021	2.4.3E	AC/DC parameters added.
03/02/2021	2.4.4E	GW1N-2 MG132 added.

Date	Version	Description	
04/20/202	2.5E	GW1N-1P5 added.	
05/28/2021	2.6E	 GW1N-1P5 LQ100 added; GW1N-2 MG132/LQ100/LQ144 added, and MG132 renamed to MG132H, QN48M renamed to QN48H. GW1N-9 MG100T added; GW1N-1 LQ100X removed; "Table 2-3 Configuration Modes Supported by Different Packages" added. 	
06/25/2021	2.6.1E	One note on the "RECONFIG_N" pin added;Part naming figures updated.	
07/16/2021	2.6.2E	 GW1N-2 MG121/MG121X added; The description of User Flash inproved. 	

Contents

DS100-2.6.2E

Contents i	
List of Figures	iv
List of Tables	vi
1 About This Guide	1
1.1 Purpose	1
1.2 Related Documents	1
1.3 Abbreviations and Terminology	1
1.4 Support and Feedback	3
2 General Description	4
2.1 Features	4
2.2 Product Resources	
2.3 Package Information	7
3 Architecture	10
3.1 Architecture Overview	10
3.2 Configurable Function Unit	12
3.3 IOB	14
3.3.1 I/O Buffer	15
3.3.2 True LVDS Design	21
3.3.3 I/O Logic	22
3.3.4 I/O Logic Modes	24
3.4 Block SRAM (BSRAM)	
3.4.1 Introduction	
3.4.2 Configuration Mode	
3.4.3 Mixed Data Bus Width Configuration	27
3.4.4 Byte-enable	
3.4.5 Parity Bit	
3.4.6 Synchronous Operation	
3.4.7 Power up Conditions	
3.4.8 BSRAM Operation Modes	
3.4.9 Clock Operations	
3.5 User Flash (GW1N-1 and GW1N-1S)	31

	3.6 User Flash (GW1N-1P5/2/4/9)	31
	3.7 DSP	. 32
	3.7.1 Macro	32
	3.7.2 DSP Operations	33
	3.8 MIPI D-PHY (GW1N-2)	. 33
	3.9 Clock	. 34
	3.9.1 Global Clock	. 34
	3.9.2 PLL	. 34
	3.9.3 HCLK	. 35
	3.10 Long Wire (LW)	. 37
	3.11 Global Set/Reset (GSR)	37
	3.12 Programming Configuration	37
	3.13 On Chip Oscillator	38
4 /	AC/DC Characteristic	40
	4.1 Operating Conditions	40
	4.1.1 Absolute Max. Ratings	
	4.1.2 Recommended Operating Conditions	
	4.1.3 Power Supply Ramp Rate	41
	4.1.4 Hot Socket Specifications	41
	4.1.5 POR Feature	42
	4.2 ESD	42
	4.3 DC Characteristic	44
	4.3.1 DC Electrical Characteristics over Recommended Operating Conditions	44
	4.3.2 Static Current	45
	4.3.3 Programming Current	45
	4.3.4 I/O Operating Conditions Recommended	46
	4.3.5 IOB Single - Ended DC Electrical Characteristic	. 48
	4.3.6 IOB Differential Electrical Characteristics	49
	4.4 Switching Characteristic	. 49
	4.4.1 Internal Switching Characteristics	. 49
	4.4.2 BSRAM Switching Characteristics	50
	4.4.3 DSP Switching Characteristics	. 50
	4.4.4 Gearbox Switching Characteristics	. 51
	4.4.5 Clock and I/O Switching Characteristics	. 52
	4.4.6 On chip Oscillator Switching Characteristics	. 52
	4.4.7 PLL Switching Characteristics	. 52
	4.5 User Flash Characteristics	. 53
	4.5.1 DC Characteristics ¹	53
	4.5.2 Timing Parameters ^{[1],[5],[6]}	

	4.5.3 Operation Timing Diagrams (GW1N-1/ GW1N-1S)	58
	4.5.4 Operation Timing Diagrams (GW1N-1P5/2/4/9)	59
	4.6 Configuration Interface Timing Specification	60
5 (Ordering Information	. 61
	5.1 Part Name	61
	5.2 Package Mark	63

DS100-2.6.2E iii

List of Figures

Figure 3-1 Architecture Overview of GW1N series of FPGA Products (GW1N-1/1S/4/9)	. 10
Figure 3-2 Architecture Overview of GW1N-2	. 11
Figure 3-3 CFU View	. 13
Figure 3-4 IOB Structure View	. 14
Figure 3-5 I/O Bank Distribution View of GW1N-1/4	. 15
Figure 3-6 I/O Bank Distribution View of GW1N-1S	. 15
Figure 3-7 I/O Bank Distribution View of GW1N-1P5	. 16
Figure 3-8 I/O Bank Distribution View of GW1N-2	. 16
Figure 3-9 I/O Bank Distribution View of GW1N-9	. 17
Figure 3-10 True LVDS Design	. 22
Figure 3-11 I/O Logic Output	. 22
Figure 3-12 I/O Logic Input	. 22
Figure 3-13 IODELAY	. 23
Figure 3-14 Register Structure in I/O Logic	. 23
Figure 3-15 IEM Structure	. 24
Figure 3-16 Pipeline Mode in Single Port, Dual Port and Semi Dual Port	. 29
Figure 3-17 Independent Clock Mode	. 30
Figure 3-18 Read/Write Clock Mode	. 30
Figure 3-19 Single Port Clock Mode	
Figure 3-20 GW1N-1 HCLK Distribution	. 35
Figure 3-21 GW1N-1P5 / GW1N-2 HCLK Distribution	
Figure 3-22 GW1N-4 HCLK Distribution	. 36
Figure 3-23 GW1N-9 HCLK Distribution	
Figure 3-24 GW1N-1S HCLK Distribution	. 37
Figure 4-1 Read Mode	. 58
Figure 4-2 Write Page Latches Mode	. 58
Figure 4-3 Clear Page Latches Mode	. 58
Figure 4-4 High Level Cycle	. 58
Figure 4-5 User Flash Read Operation	. 59
Figure 4-6 User Flash Program Operation	. 59
Figure 4-7 User Flash Erase Operation	. 59
Figure 5-1 Part Naming-ES	. 61

Figure 5-2 Part Naming-Production	. 62
Figure 5-3 Package Mark	63



DS100-2.6.2E v

List of Tables

Table 1-1 Abbreviations and Terminologies	. 1
Table 2-1 Product Resources	. 7
Table 2-2 Package Information and Max. I/O, True LVDS Pairs	. 7
Table 2-3 Configuration Modes Supported by Different Packages	. 9
Table 3-1 Output I/O Standards and Configuration Options	. 18
Table 3-2 Input I/O Standards and Configuration Options	. 19
Table 3-3 BSRAM Signals	. 25
Table 3-4 Memory Size Configuration	. 26
Table 3-5 Dual Port Mixed Read/Write Data Width Configuration ^{[1],[2]}	. 27
Table 3-6 Semi Dual Port Mixed Read/Write Data Width Configuration	. 27
Table 3-7 Clock Operations in Different BSRAM Modes	. 30
Table 3-8 GW1N-4 Oscillator Output Frequency Options	. 38
Table 3-9 GW1N-1/1S/1P5/2/9 Oscillator Output Frequency Options	. 39
Table 4-1 Absolute Max. Ratings	. 40
Table 4-2 Recommended Operating Conditions	. 41
Table 4-3 GW1N-1/GW1N-1S Power Supply Ramp Rate	. 41
Table 4-4 Hot Socket Specifications	. 41
Table 4-5 POR Voltage	. 42
Table 4-6 GW1N ESD - HBM	. 42
Table 4-7 GW1N ESD - CDM	. 43
Table 4-8 DC Electrical Characteristics over Recommended Operating Conditions	. 44
Table 4-9 Static Current	. 45
Table 4-10 Programming Current	
Table 4-11 I/O Operating Conditions Recommended	
Table 4-12 IOB Single - Ended DC Electrical Characteristic	. 48
Table 4-13 IOB Differential Electrical Characteristics	
Table 4-14 CFU Block Internal Timing Parameters	. 49
Table 4-15 BSRAM Internal Timing Parameters	
Table 4-16 DSP Internal Timing Parameters	. 50
Table 4-17 Gearbox Internal Timing Parameters	. 51
Table 4-18 Single-ended IO Fmax	. 51
Table 4-19 External Switching Characteristics	. 52

Table 4-20 On chip Oscillator Output Frequency	52
Table 4-21 PLL Parameters	52
Table 4-22 GW1N-1/ GW1N-1S User Flash DC Characteristic	54
Table 4-23 GW1N-2/4/9 User Flash DC Characteristic	54
Table 4-24 GW1N-1/GW1N-1S User Flash Timing Parameters	55
Table 4-25 GW1N-1P5/2/A/QLIser Flash Timing Parameters	56

DS100-2.6.2E vii

1 About This Guide 1.1 Purpose

1 About This Guide

1.1 Purpose

This data sheet describes the features, product resources and structure, AC/DC characteristics, timing specifications of the configuration interface, and the ordering information of the GW1N series of FPGA products. It is designed to help you to understand the GW1N series of FPGA products quickly and select and use devices appropriately.

1.2 Related Documents

The latest user guides are available on GOWINSEMI Website. You can find the related documents at www.gowinsemi.com:

- <u>UG290, Gowin FPGA Products Programming and Configuration User</u> Guide
- 2. <u>UG103</u>, <u>GW1N</u> series of FPGA Products Package and Pinout
- 3. UG107, GW1N-1 Pinout
- 4. UG167, GW1N-1S Pinout
- 5. <u>UG171, GW1N-2 Pinout</u>
- 6. UG105, GW1N-4 Pinout
- 7. UG114, GW1N-9 Pinout
- 8. UG174, GW1N-1P5 Pinout

1.3 Abbreviations and Terminology

The abbreviations and terminologies used in this manual are set out in Table 1-1 below.

Table 1-1 Abbreviations and Terminologies

Abbreviations and Terminology	Name
FPGA	Field Programmable Gate Array
FF	Flip-Flop
CFU	Configurable Function Unit
CLS	Configurable Logic Section

DS100-2.6.2E 1(63)

Abbreviations and Terminology	Name			
CRU	Configurable Routing Unit			
LUT4	4-input Look-up Tables			
LUT5	5-input Look-up Tables			
LUT6	6-input Look-up Tables			
LUT7	7-input Look-up Tables			
LUT8	8-input Look-up Tables			
REG	Register			
ALU	Arithmetic Logic Unit			
IOB	Input/Output Block			
SSRAM	Shadow Static Random Access Memory			
BSRAM	Block Static Random Access Memory			
SP	Single Port 16K BSRAM			
SDP	Semi Dual Port 16K BSRAM			
DP	True Dual Port 16K BSRAM			
DSP	Digital Signal Processing			
DQCE	Dynamic Quadrant Clock Enable			
DCS	Dynamic Clock Selector			
PLL	Phase-locked Loop			
GPIO	Gowin Programable IO			
CS	WLCSP			
CM64	WLCSP64			
QN	QFN			
LQ	LQFP			
EQ	ELQFP			
MG	MBGA			
PG	PBGA			
UG	UBGA			
TDM	Time Division Multiplexing			

DS100-2.6.2E 2(63)

1.4 Support and Feedback

Gowin Semiconductor provides customers with comprehensive technical support. If you have any questions, comments, or suggestions, please feel free to contact us directly using the information provided below.

Website: www.gowinsemi.com
E-mail: support@gowinsemi.com

DS100-2.6.2E 3(63)

2 General Description 2.1 Features

2 General Description

The GW1N series of FPGA products are the first generation products in the LittleBee[®] family. They offer abundant logic resources, multiple I/O standards, embeddedBSRAM, DSP, PLL, and built-in Flash. They are non-volatile FPGA products with low power, instant-start, low-cost, high-security, small size, various packages, and flexible usage.

GOWINSEMI provides a new generation of FPGA hardware development environment through market-oriented independent research and development that supports the GW1N series of FPGA products and applies to FPGA synthesizing, placement and routing, data bitstream generation and download, etc.

2.1 Features

- User Flash (GW1N-1,GW1N-1S)
 - 100,000 write cycles
 - Greater than 10 years data retention at +85 °C
 - Selectable 8/16/32 bits data-in and data-out
 - Page size: 256 bytes
 - 3 μA standby current
 - Page write time: 8.2 ms
- User Flash (GW1N-1P5/2/4/9)
 - 10,000 write cycles
 - Greater than 10 years Data Retention at +85 °C
 - Data Width: 32
 - GW1N-1P5/2 capacity: 48 rows x 64 columns x 32 = 96K bits
 - GW1N-4 capacity: 128 rows x 64 columns x 32 = 256K bits
 - GW1N-9 capacity: $304 \text{ rows } \times 64 \text{ columns } \times 32 = 608 \text{ K bits}$
 - Page Erase Capability: 2,048 bytes per page
 - Word Programming Time:≤16 μs
 - Page Erasure Time:≤120 ms
- Lower power consumption

DS100-2.6.2E 4(63)

2 General Description 2.1 Features

- 55 nm embedded flash technology
- LV^[1]: Supports 1.2 V core voltage
- UV: Supports same power supply for V_{CC}/ V_{CCO}/ V_{CCx}
 Note!
 - [1] GW1N-1S supports LV Version only.
- Clock dynamically turns on and off
- Hard Core MIPI D-PHY RX (GW1N-2)
 - Interfaces to MIPI DSI and MIPI CSI-2, RX devices
 - IO Bank6 in CS42, QN48H, and MG132H packages supports MIPI D-PHY RX
 - MIPI transmission rate up to 2Gbps per lane, 8Gbps per D-PHY interface;
 - Supports up to 4 data lanes and one clock lane
- Multi-function Highspeed FPGA IO MIPI D-PHY RX/TX (GW1N-2)
 - Interfaces to MIPI CSI-2 and MIPI DSI, RX and TX devices
 - MIPI transmission rate up to 1.5Gbps per lane, 6Gbps per port;
 - MIPI D-PHY TX with dynamic ODT supported on IO Bank0, IO Bank3, IO Bank4, and IO Bank5 support
 - MIPI D-PHY RX with dynamic ODT supported on IO Bank2
- Multiple I/O Standards
 - LVCMOS33/25/18/15/12; LVTTL33, SSTL33/25/18 I, SSTL33/25/18 II, SSTL15; HSTL18 I, HSTL18 II, HSTL15 I; PCI, LVDS25, RSDS, LVDS25E, BLVDSE
 MLVDSE, LVPECLE, RSDSE
 - Input hysteresis option
 - Supports 4mA,8mA,16mA,24mA,etc. drive options
 - Slew rate option
 - Output drive strength option
 - Individual bus keeper, weak pull-up, weak pull-down, and open drain option
 - Hot socket
 - BANK0/BANK1 of GW1N-1S support MIPI I/O input, and MIPI transmission speed can be up to 1.2Gbps
 - I/Os in the Top layer of GW1N-9 devices support MIPI input, and MIPI transmission speed can be up to 1.2Gbps
 - I/Os in the Bottom layer of GW1N-9 devices support MIPI output, and MIPI transmission speed can be up to 1.2Gbps
 - I/Os in the Top layer and Bottom layer of GW1N-9 devices support I3C OpenDrain/PushPull conversion
- High performance DSP
 - High performance digital signal processing ability

DS100-2.6.2E 5(63)

2 General Description 2.1 Features

- Supports 9 x 9,18 x 18,36 x 36 bits multiplier and 54 bits accumulator;
- Multipliers cascading
- Registers pipeline and bypass
- Adaptive filtering through signal feedback
- Supports barrel shifter
- Abundant slices
 - Four input LUT (LUT4)
 - Double-edge flip-flops
 - Supports shift register and distributed register
- Block SRAM with multiple modes
 - Supports dual port, single port, and semi-dual port
 - Supports bytes write enable
- Flexible PLLs
 - Frequency adjustment (multiply and division) and phase adjustment
 - Supports global clock
- Built-in flash programming
 - Instant-on
 - Supports security bit operation
 - Supports AUTO BOOT and DUAL BOOT
- Configuration
 - JTAG configuration
 - B version/ C version devices support JTAG transparent transmission
 - Offers up to seven GowinCONFIG configuration modes: AUTOBOOT, SSPI, MSPI, CPU, SERIAL, DUAL BOOT, I²C Slave

DS100-2.6.2E 6(63)

2 General Description 2.2 Product Resources

2.2 Product Resources

Table 2-1 Product Resources

Device	GW1N-1	GW1N-1P5	GW1N-2	GW1N-4	GW1N-9	GW1N-1 S
LUT4	1,152	1584	2304	4,608	8,640	1,152
Flip-Flop (FF)	864	1584	2016	3,456	6,480	864
Shadow SRAM Capacity (bits)	0	12672	18432	0	17,280	0
Block SRAM Capacity(bits)	72 K	72K	72K	180 K	468 K	72K
Number of BSRAM	4	4	4	10	26	4
User Flash (bits)	96 K	96K	96K	256 K	608 K	96K
18 x 18 Multiplier	0	0	0	16	20	0
PLLs	1	1	1	2	2	1
Total number of I/O banks	4	6	6 ^[2]	4	4	3
Max. I/O	120	125	126	218	276	44
Core Voltage (LV)	1.2 V	1.2V	1.2V	1.2 V	1.2 V	1.2V
Core Voltage (UV)	1.8V/2.5V/3.3V ^[1]	1.8V/2.5V/3.3V		2.5V/3.3V		_

Note!

- [1] In GW1N-1 series, only package in LQ100X offers both UV and LV version, other packages in GW1N-1 series only offer LV version at present.
- [2] In GW1N-2 seires, the package in CS42 has seven IO banks.

2.3 Package Information

Table 2-2 Package Information and Max. I/O, True LVDS Pairs

Package	Pitch(mm)	Size(mm)	GW1N-1S	GW1N-1	GW1N-1P5	GW1N-2	GW1N-4	GW1N-9
CS30	0.4	2.3 x 2.4	23	24	0		-	-
QN32	0.5	5 x 5	-	26	-	-	24 (3)	-
FN32	0.4	4 x 4	25	-	-		-	-
CS42	0.4	2.4 x 2.9	-	-	-	24 (7)	-	-
QN48	0.4	6 x 6	-	41	-	40 (12)	40 (9)	40 (12)
QN48H	0.4	6 x 6	_	-	-	30 (8)	-	-
QN48F	0.4	6 x 6	-		-		S	39 (11)
CM64	0.5	4.1 x 4.1	-	-	-		-	55 (16)
CS72	0.4	3.6 x 3.3	-		-		57 (19)	-

DS100-2.6.2E 7(63)

2 General Description 2.3 Package Information

Package	Pitch(mm)	Size(mm)	GW1N-1S	GW1N-1	GW1N-1P5	GW1N-2	GW1N-4	GW1N-9
CS81M	0.4	4.1 x 4.1	-	-	-		-	55 (15)
QN88	0.4	10 x 10	-	-	-	-	70 (11)	70 (19)
LQ100	0.5	14 x 14	-	79	80 (16)	80 (15)	79 (13)	79 (20)
LQ100X	0.5	14 x 14	-	-	80 (15)	80 (15)	-	-
LQ144	0.5	20 x 20	-	116	-	113 (28)	119 (22)	120 (28)
LQ144X	0.5	20 x 20	-	-	-	113 (28)	-	-
EQ144	0.5	20 x 20	-	-	-	-	-	120 (28)
MG100	0.5	5 x 5	-	-	-	-	-	87 (25)
MG100T	0.5	5 x 5	-	-	-	-	-	87 (17)
MG121	0.5	6 x 6	-	-	-	100 (28)	-	-
MG121X	0.5	6 x 6	-	-	-	100 (28)	-	-
MG132	0.5	8 x 8	-	-	-	104 (29)		
MG132H	0.5	8 x 8				94 (29)		
MG132X	0.5	8 x 8	-	-	-	104 (29)	105(23)	-
MG160	0.5	8 x 8	-	-	-	-	131 (25)	131 (38)
UG169	0.8	11 x 11	-	-	-	-	-	129 (38)
LQ176	0.4	20 x 20	-	-	-	-	-	147 (37)
EQ176	0.4	20 x 20	- 0	-	-	-	-	147 (37)
MG196	0.5	8 x 8	-	-	-	-	_	113 (35)
PG256	1.0	17 x 17	-	-	-	-	207 (32)	207 (36)
PG256M	1.0	17 x 17	-	- /-	-	-	207 (32)	-
UG256	0.8	14 x 14	-	-		-	-	207 (36)
UG332	0.8	17 x 17	-	-	<u> </u>	-	-	273 (43)

Note!

- JTAGSEL_N and JTAG pins cannot be used as I/O simultaneously. The Max. I/O noted in this table is referred to when the four JTAG pins (TCK, TDI, TDO, and TMS) are used as I/O. When mode [2:0] = 001, JTAGSEL_N and the four JTAG pins (TCK, TDI, TDO, and TMS) can be used as GPIO simultaneously, and the Max. user I/O is increased by one. See <u>UG103</u>, <u>GW1N series of FPGA Products Package and Pinout for further details</u>.
- The package types in this data sheet are written with abbreviations. See 5.1Part Name.
- " denotes that the various device pins are compatible when the package types are the same.

DS100-2.6.2E 8(63)

2 General Description 2.3 Package Information

Table 2-3 Configuration Modes Supported by Different Packages

Device	Package	Mode[2,0]	Configuration Mode	Notes
	CS42 LQ100 LQ144 MG121 MG132	000	JTAG Autoboot	_
GW1N-2	LQ100X LQ144X MG121X MG132X	100	JTAG I ² C Autoboot	When I ² C is supported, the SDA and SCL pins need to be external pulled up.
OW III Z	QN48 QN48H	00X	JTAG Autoboot SSPI	-
	MG132H	X0X	JTAG I ² C Autoboot SSPI	When I ² C is supported, the SDA and SCL pins need to be external pulled up; when other configuration modes are supported, one of the SDA or SCL pin needs to be external pulled up.
GW1N-1P5	LQ100X	100	JTAG I ² C Autoboot	When I ² C is supported, the SDA and SCL pins need to be external pulled up.
	LQ100	000	JTAG Autoboot	-


DS100-2.6.2E 9(63)

3 Architecture 3.1 Architecture Overview

3 Architecture

3.1 Architecture Overview

Figure 3-1 Architecture Overview of GW1N series of FPGA Products (GW1N-1/1S/4/9)



DS100-2.6.2E 10(63)

3 Architecture 3.1 Architecture Overview

IOB PLL User Flash IOB Top IO CFU CFU CFU CFU CFU PLL User Flash IOB **CFU** MIPI D-PHY **Block SRAM** CFU IOB RXLeft Block SRAM IOB CFU OSC CFU CFU CFU CFU OSC ᅙ ō CFU IOB CFU CFU CFU CFU CFU CFU CFU ¹ IOB Bottom IO CFU CFU CFU CFU CFU IOB IOB CFU CFU CFU CFU CFU

Figure 3-2 Architecture Overview of GW1N-2

As shown in Figure 3-1, the core of GW1N series of FPGA products is CFU. GW1N series of FPGA products also provide BSRAMs, PLLs, User Flash, and on-chip oscillator, and supports Instant-on. Figure 3-2 is the architecture overview of GW1N-2. MIPI D-PHY RX is also embedded in GW1N-2. See Table 2-1 for more detailed information.

Note!

GW1N series of FPGA products include the devices of GW1N-1, GW1N-1S, GW1N-2, GW1N-4, and GW1N-9. In these devices, CFU, BSRAM, GCLK, and on chip crystals are the same, but the other resources, such as DSP, Flash, I/Os, PLL, high-speed clock, etc., are slightly different.

Configurable Function Unit (CFU) is the base cell for the array of GW1N series FPGA Products. Devices with different capacities have different numbers of rows and columns. CFU can be configured as LUT4 mode, ALU mode, and memory mode. Memory mode is supported in GW1N-9. For more detailed information, see 3.2 Configurable Function Unit.

The I/O resources in the GW1N series of FPGA products are arranged around the periphery of the devices in groups referred to as banks¹. Up to four Banks are supported, including Bank0, Bank1, Bank2, and Bank3. The I/O resources support multiple level standards, and support basic mode, SDR mode, and generic DDR mode. For more detailed information, see 3.3 IOB.

Note!

[1]GW1N-1S includes three Banks, which are Bank0, Bank1, and Bank2 respectively. For further detailed information, please refer to the I/O BANK distribution view in 3.3.1I/O Buffer.

The BSRAM is embedded as a row in the GW1N series of FPGA products. Each BSRAM has 18,432 bits (18 Kbits) and supports multiple configuration modes and operation modes. For more detailed information, see 3.4 Block SRAM (BSRAM).

DS100-2.6.2E 11(63)

The User Flash is embedded in the GW1N series of FPGA products, without loss of data, even if powered off. For more detailed information, see 3.5 <u>User Flash (GW1N-1 and GW1N-1S)</u> and 3.6 <u>User Flash (GW1N-1P5/2/4/9)</u>.

GW1N-4 and GW1N-9 support DSP. DSP blocks are embedded as a row in the FPGA array. Each DSP block contains two Macros, and each Macro contains two pre-adders, two multipliers with 18 by 18 inputs, and a three input ALU54. For more detailed information, see 3.7 DSP.

Note

GW1N-1 and GW1N-1S do not support DSP currently.

GW1N-1, GW1N-2, and GW1N-1S provide one PLL. GW1N-4 and GW1N-9 provide PLLs. PLL blocks provide the ability to synthesize clock frequencies. Frequency adjustment (multiplication and division), phase adjustment, and duty cycle adjustment can be realized by the configuration of parameters. There is an internal programmable on-chip oscillator in each GW1N series of FPGA product. The on-chip oscillator supports the clock frequencies ranging from 2.5 MHz to 125 MHz, providing the clock resource for the MSPI mode. It also provides a clock resource for user designs with the clock precision reaching ±5%. For more detailed information, see 3.9 Clock, 3.13 On Chip Oscillator.

GW1N-2 provides the hard core MIPI D-PHY RX and also the flexible highspeed FPGA IO which supports both MIPI D-PHY RX and TX interfaces. For further details, please refer to 3.8 MIPI D-PHY.

FPGA provides abundant CRUs, connecting all the resources in the FPGA. For example, routing resources distributed in CFU and IOB connect resources in CFU and IOB. Routing resources can automatically be generated by Gowin software. In addition, the GW1N series of FPGA Products also provide abundant GCLKs, long wires (LW), global set/reset (GSR), and programming options, etc. For further detailed information, see 3.9 Clock, 3.10 Long Wire (LW), 3.11 Global Set/Reset (GSR).

3.2 Configurable Function Unit


The configurable function unit and the configurable logic unit are two basic units for FPGA core of GOWINSEMI. As shown in Figure 3-3, each unit consists of four configurable logic sections and its configurable routing unit. Each of the three configurable logic sections contains two 4-input LUTs and two registers, and the other one only contians two 4-input LUTs.

Configurable logical sections in CLU cannot be configured as SRAM, but as basic logic, ALU, and ROM. The configurable logic sections in the CFU can be configured as basic logic, ALU, SRAM, and ROM depending on the applications.

For further more information about CFU, please refer to <u>UG288</u>, Gowin Configurable Function Unit (CFU) User Guide.

DS100-2.6.2E 12(63)

Figure 3-3 CFU View



Note!


- SREG needs special patch supporting. Please contact Gowin technical support or loc al Office for this patch.
- Only GW1N-2 supports REG in CLS3 currently, and the CLK, CE, and SR of CLS3 and CLS2 are driven by the same source.

DS100-2.6.2E 13(63)

3.3 IOB

The IOB in the GW1N series of FPGA products includes I/O buffer, I/O logic, and its routing unit. As shown in Figure 3-4, each IOB connects to two pins (Marked A and B). They can be used as a differential pair or as two single-ended input/output.

Figure 3-4 IOB Structure View



IOB Features:

- V_{CCO} supplied with each bank
- LVCMOS, PCI, LVTTL, LVDS, SSTL, and HSTL (true LVDS not supported in GW1N-1 and GW1N-1S)
- Input hysteresis option
- Output drive strength option
- Slew rate option
- Individual bus keeper, weak pull-up, weak pull-down, and open drain option
- Hot socket
- IO logic supports basic mode, SRD mode, and generic DDR mode
- I/Os in the top layer of GW1N-1S and GW1N-9 devices support MIPI input
- I/Os in the bottom layer of GW1N-9 devices support MIPI output
- I/Os in the Top layer and Bottom layer of GW1N-9 devices support I3C
 Note!

GW1N-1 and GW1N-1S do not support true LVDS output.


DS100-2.6.2E 14(63)

3.3.1 I/O Buffer

Each Bank supports single power supply and has independent I/O power supply V_{CCO} . To support SSTL, HSTL, etc., each bank also provides one independent voltage source (V_{REF}) as referenced voltage. The user can choose from the internal reference voltage of the bank (0.5 x V_{CCO}) or the external reference voltage using any IO from the bank.


There are four IO Banks in the GW1N-1/4 products, as shown in Figure 3-5.

Figure 3-5 I/O Bank Distribution View of GW1N-1/4



GW1N-1S includes three IO Banks, as shown in Figure 3-6.


Figure 3-6 I/O Bank Distribution View of GW1N-1S



DS100-2.6.2E 15(63)


GW1N-1P5 includes six IO Banks, as shown in Figure 3-8.


Figure 3-7 I/O Bank Distribution View of GW1N-1P5



GW1N-2 includes six IO Banks, and the CS42 package in GW1N-2 includes seven IO Banks, as shown in Figure 3-8.

Figure 3-8 I/O Bank Distribution View of GW1N-2





There are four IO Banks in the GW1N-9 product, as shown in Figure 3-9.

DS100-2.6.2E 16(63)




Figure 3-9 I/O Bank Distribution View of GW1N-9

The GW1N series of FPGA products support LV, and UV, among which GW1N-1S supports LV version.

LV devices support 1.2 V V_{CC} to meet users' low power needs.

 $V_{\rm CCO}$ can be set as 1.2 V, 1.5 V, 1.8 V, 2.5 V, or 3.3 V according to requirements¹.

GW1N-1S does not support V_{CCX} . V_{CCX} of the other devices supports 2.5 V or 3.3 V power supply.

UV devices support 1.8V, 2.5 V, and 3.3 V, and linear voltage regulator is integrated to facilitate single power supply.

BANKO/BANK1 of GW1N-1S supports MIPI I/O input. The top I/Os of GW1N-9 supports MIPI input and the bottom I/Os support MIPI output. I/Os of both the top and bottom layer in GW1N-9 support I3C.

Note!

- By default, the Gowin Programmable IO is tri-stated weak pull-up.
- For the recommended operating conditions of different devices, please refer to 4.1Operating Conditions;
- When the I/O of GW1N-1S is used as MIPI input, V_{CCO0}/V_{CCO1} needs to be supplied with 2.5V power supply,
- When the I/O in Top layer of GW1N-9 is used as MIPI input, V_{CCO0} needs to be supplied with 1.2V power supply.
- When the I/O in Bottom layer of GW1N-9 is used as MIPI output, V_{CCO2} needs to be supplied with 1.2V power supply.
- The I/O power supply restrictions of BANK0, BANK1, BANK3 in GW1N-9 are as follows:
 - When V_{CCO0} is greater than or equal to 1.8V, V_{CCO1} and V_{CCO3} support 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.
 - When V_{CCO0} is 1.5V, V_{CCO1} and V_{CCO3} support 1.2V, 1.5V, 1.8V, and 2.5V.
 - When V_{CCO0} is 1.2V, V_{CCO1} and V_{CCO3} support 1.2V, 1.5V, and 1.8V.

DS100-2.6.2E 17(63)

For the V_{CCO} requirements of different I/O standards, see Table 3-1 and Table 3-2.

Table 3-1 Output I/O Standards and Configuration Options

I/O Tyro a (Output)	Cinalo/Diffor	Donk V (V)	Drive Ctronath (mA)
I/O Type (Output)	Single/Differ	Bank V _{CCO} (V)	Drive Strength (mA)
MIPI ^[1]	Differ (TLVDS)	1.2	8
LVDS25 ^[2]	Differ (TLVDS)	2.5/3.3	3.5/2.5/2/1.25
RSDS ^[2]	Differ (TLVDS)	2.5/3.3	2
MINILVDS ^[2]	Differ (TLVDS)	2.5/3.3	2
PPLVDS ^[2]	Differ (TLVDS)	2.5/3.3	3.5
LVDS25E	Differ	2.5	8
BLVDS25E	Differ	2.5	16
MLVDS25E	Differ	2.5	16
RSDS25E	Differ	2.5	8
LVPECL33E	Differ	3.3	16
HSTL18D_I	Differ	1.8	8
HSTL18D_II	Differ	1.8	8
HSTL15D_I	Differ	1.5	8
SSTL15D	Differ	1.5	8
SSTL18D_I	Differ	1.8	8
SSTL18D_II	Differ	1.8	8
SSTL25D_I	Differ	2.5	8
SSTL25D_II	Differ	2.5	8
SSTL33D_I	Differ	3.3	8
SSTL33D_II	Differ	3.3	8
LVCMOS12D	Differ	1.2	6/2
LVCMOS15D	Differ	1.5	8/4
LVCMOS18D	Differ	1.8	8/12/4
LVCMOS25D	Differ	2.5	8/16/12/4
LVCMOS33D	Differ	3.3	8/16/12/4
HSTL15_I	Single	1.5	8
HSTL18_I	Single	1.8	8
HSTL18_II	Single	1.8	8
SSTL15	Single	1.5	8
SSTL18_I	Single	1.8	8

DS100-2.6.2E 18(63)

I/O Type (Output)	Single/Differ	Bank V _{CCO} (V)	Drive Strength (mA)
SSTL18_II	Single	1.8	8
SSTL25_I	Single	2.5	8
SSTL25_II	Single	2.5	8
SSTL33_I	Single	3.3	8
SSTL33_II	Single	3.3	8
LVCMOS12	Single	1.2	4,8
LVCMOS15	Single	1.5	4,8
LVCMOS18	Single	1.8	4,8,12
LVCMOS25	Single	2.5	4,8,12,16
LVCMOS33/ LVTTL33	Single	3.3	4,8,12,16,24
PCI33	Single	3.3	N/A

Note!

- [1] GW1N-2 Bank0/Bank3/Bank4/Bank5 supports MIPI I/O output; GW1N-9 Bank2 supports MIPI I/O output.
- [2] GW1N-1/GW1N-1S does not support this I/O type.

Table 3-2 Input I/O Standards and Configuration Options

I/O Type (Input)	Single/Differ	Bank V _{CCO} (V)	HYSTERESIS	Need V _{REF}
MIPI ^[1]	Differ (TLVDS)	1.2	No	No
LVDS25 ^[2]	Differ (TLVDS)	2.5/3.3	No	No
RSDS ^[2]	Differ (TLVDS)	2.5/3.3	No	No
MINILVDS ^[2]	Differ (TLVDS)	2.5/3.3	No	No
PPLVDS ^[2]	Differ (TLVDS)	2.5/3.3	No	No
LVDS25E	Differ	2.5/3.3	No	No
BLVDS25E	Differ	2.5/3.3	No	No
MLVDS25E	Differ	2.5/3.3	No	No
RSDS25E	Differ	2.5/3.3	No	No
LVPECL33E	Differ	3.3	No	No
HSTL18D_I	Differ	1.8/2.5/3.3	No	No
HSTL18D_II	Differ	1.8/2.5/3.3	No	No
HSTL15D_I	Differ	1.5/1.8/2.5/3.3	No	No
SSTL15D	Differ	1.5/1.8/2.5/3.3	No	No
SSTL18D_I	Differ	1.8/2.5/3.3	No	No

DS100-2.6.2E 19(63)

I/O Type (Input)	Single/Differ	Bank V _{CCO} (V)	HYSTERESIS	Need V _{REF}
SSTL18D_II	Differ	1.8/2.5/3.3	No	No
SSTL25D_I	Differ	2.5/3.3	No	No
SSTL25D_II	Differ	2.5/3.3	No	No
SSTL33D_I	Differ	3.3	No	No
SSTL33D_II	Differ	3.3	No	No
LVCMOS12D	Differ	1.2/1.5/1.8/2.5/3.3	No	No
LVCMOS15D	Differ	1.5/1.8/2.5/3.3	No	No
LVCMOS18D	Differ	1.8/2.5/3.3	No	No
LVCMOS25D	Differ	2.5/3.3	No	No
LVCMOS33D	Differ	3.3	No	No
HSTL15_I	Single	1.5 or 1.5/1.8/2.5/3.3 ^[3]	No	Yes
HSTL18_I	Single	1.8 or 1.8/2.5/3.3 ^[4]	No	Yes
HSTL18_II	Single	1.8 or 1.8/2.5/3.3 ^[4]	No	Yes
SSTL15	Single	1.5 or 1.5/1.8/2.5/3.3 ^[3]	No	Yes
SSTL18_I	Single	1.8 or 1.8/2.5/3.3 ^[4]	No	Yes
SSTL18_II	Single	1.8 or 1.8/2.5/3.3 ^[4]	No	Yes
SSTL25_I	Single	2.5 or 2.5/3.3 ^[5]	No	Yes
SSTL25_II	Single	2.5 or 2.5/3.3 ^[5]	No	Yes
SSTL33_I	Single	3.3	No	Yes
SSTL33_II	Single	3.3	No	Yes
LVCMOS12	Single	1.2/1.5/1.8/2.5/3.3	Yes	No
LVCMOS15	Single	1.2/1.5/1.8/2.5/3.3	Yes	No
LVCMOS18	Single	1.2/1.5/1.8/2.5/3.3	Yes	No
LVCMOS25	Single	1.2/1.5/1.8/2.5/3.3	Yes	No
LVCMOS33/ LVTTL33	Single	1.2/1.5/1.8/2.5/3.3	Yes	No
PCl33	Single	3.3	Yes	No
LVCMOS33OD25	Single	2.5	No	No
LVCMOS33OD18	Single	1.8	No	No
LVCMOS33OD15	Single	1.5	No S	No
LVCMOS25OD18	Single	1.8	No	No
LVCMOS250D15	Single	1.5	No	No

DS100-2.6.2E 20(63)

I/O Type (Input)	Single/Differ	Bank V _{CCO} (V)	HYSTERESIS	Need V _{REF}
LVCMOS18OD15	Single	1.5	No	No
LVCMOS15OD12	Single	1.2	No	No
LVCMOS25UD33	Single	3.3	No	No
LVCMOS18UD25	Single	2.5	No	No
LVCMOS18UD33	Single	3.3	No	No
LVCMOS15UD18	Single	1.8	No	No
LVCMOS15UD25	Single	2.5	No	No
LVCMOS15UD33	Single	3.3	No	No
LVCMOS12UD15	Single	1.5	No	No
LVCMOS12UD18	Single	1.8	No	No
LVCMOS12UD25	Single	2.5	No	No
LVCMOS12UD33	Single	3.3	No	No

Note!

- [1] GW1N-2 Bank2, GW1N-2 Bank6 (Hard core), GW1N-9 Bank0, and GW1N-1S Bank0/ Bank1 support MIPI I/O input.
- [2] GW1N-1S does not support this I/O type.
- [3] When VREF is INTERNAL, the V_{CCO} of this I/O type is 1.5V; when VREF is VREF1_LOAD, the V_{CCO} of this I/O type is 1.5 V/1.8 V/2.5 V/3.3 V.
- [4] When VREF is INTERNAL, the V_{CCO} of this I/O type is 1.8 V; when VREF is VREF1_LOAD, the V_{CCO} of this I/O type is 1.8 V /2.5 V /3.3 V.
- [5] When VREF is INTERNAL, the V_{CCO} of this I/O type is 2.5 V; when VREF is VREF1_LOAD, the V_{CCO} of this I/O type is 2.5 V /3.3 V.

3.3.2 True LVDS Design


Except GW1N-1 / GW1N-1S, the other devices of GW1N series products support true LVDS output, but do not support internal 100Ω input differential matched resistance. The Bank that does not support True LVDS output supports internal 100Ω input differential matched resistance. GW1N series of FPGA products also support LVDS25E, MLVDS25E, BLVDS25E, etc. For more detailed information about different levels, please refer to UG289, Gowin Programable IO User Guide.

For more detailed information about true LVDS, please refer to <u>UG174</u> <u>GW1N-2 Pinout</u>, <u>UG171</u>, <u>GW1N-2 Pinout</u>, <u>UG105</u>, <u>GW1N-4 Pinout</u>, and <u>UG114</u>, <u>GW1N-9 Pinout</u>.

True LVDS input I/O needs external 100Ω terminal resistance for matching. See Figure 3-10 for the true LVDS design.

DS100-2.6.2E 21(63)

Figure 3-10 True LVDS Design



For more detailed information about LVDS25E, MLVDS25E, and BLVDS25E on IO terminal matched resistance, please refer to <u>UG289</u>, <u>Gowin Programable IO User Guide</u>.

3.3.3 I/O Logic

Figure 3-11 shows the I/O logic output of the GW1N series of FPGA products.

Figure 3-11 I/O Logic Output





Figure 3-12 shows the I/O logic input of the GW1N series of FPGA products.

Figure 3-12 I/O Logic Input




A description of the I/O logic modules of the GW1N series FPGA products is presented below.

DS100-2.6.2E 22(63)

IODELAY

See Figure 3-13 for an overview of the IODELAY. Each I/O of the GW1N series of FPGA products has an IODELAY cell. A total of 128(0~127) step delay is provided, with one-step delay time of about 30ps.

Figure 3-13 IODELAY




There are two ways to control the delay cell:

- Static control:
- Dynamic control: Usually used to sample delay window together with IEM. The IODELAY cannot be used for both input and output at the same time

I/O Register

See Figure 3-14 for I/O register in the GW1N series of FPGA products. Each I/O provides one input register, INFF, one output register, OUTFF, and a tristate register, TCFF.

Figure 3-14 Register Structure in I/O Logic



Note!

- CE can be either active low (0: enable)or active high (1: enable).
- CLK can be either rising edge trigger or falling edge trigger.
- SR can be either synchronous/asynchronous SET or RESET or disable.
- The register can be programmed as register or latch.

IEM

IEM is for sampling clock edge and is used in the generic DDR mode. See Figure 3-15 for the IEM structure.

DS100-2.6.2E 23(63)

Figure 3-15 IEM Structure



De-serializer DES

The GW1N series of FPGA products provide a simple De-serializer DES for each output I/O to support advanced I/O protocols.

Serializer SER

The GW1N series of FPGA products provide a simple Serializer SER for each output I/O to support advanced I/O protocols.

3.3.4 I/O Logic Modes

The I/O Logic in the GW1N series of FPGA products supports several operations. In each operation, the I/O (or I/O differential pair) can be configured as output, input, and INOUT or tristate output (output signal with tristate control).

GW1N-1S, GW1N-1P5, GW1N-2, and GW1N-9 pins support IO logic. The GW1N-1 pins IOL6 (A, B,C....J) and IOR6 (A,B,C....J) do not support IO logic. The other pins of GW1N-1 support IO logic. The GW1N-4 pins IOL10 (A,B,C....J) and IOR10(A,B,C....J) do not support IO logic. The other pins of GW1N-4 support IO logic.

For further information about I/O logic modes, please refer to UG289E, Gowin Programmable IO (GPIO) User Guide.

3.4 Block SRAM (BSRAM)

3.4.1 Introduction

The GW1N series of FPGA products provide abundant BSRAMs. The Block SRAM (BSRAM) is embedded as a row in the FPGA array and is different from SSRAM (Shadow SRAM). Each BSRAM has 18,432 bits (18Kbits). There are four operation modes: Single Port, Dual Port, Semi Dual Port, and ROM. The signals and functional descriptions of BSRAM are listed in Table 3-3.

An abundance of BSRAM resources provide a guarantee for the user's high-performance design. BSRAM features include the following:

- Max.18,432 bits per BSRAM
- BSRAM itself can run at 190 MHz at max
- Single Port
- Dual Port
- Semi Dual Port
- Parity bits

DS100-2.6.2E 24(63)

- ROM
- Data width from 1 to 36 bits
- Mixed clock mode
- Mixed data width mode
- Enable Byte operation for double byte or above
- Normal Read and Write Mode
- Read-before-write Mode
- Write-through Mode

Table 3-3 BSRAM Signals

Port Name	I/O	Description	
DIA	1	Port A data input	
DIB	I	Port B data input	
ADA		Port A address	
ADB	1	Port B address	
CEA	1	Clock enable, Port A	
СЕВ	1	Clock enable, Port B	
RESETA	1	Register reset, Port A	
RESETB	1	Register reset, Port B	
WREA	1	Read/write enable, Port A	
WREB	I	Read/write enable, Port B	
BLKSELA, BLKSELB	1	Block select	
CLKA	_	Read/write cycle clock for Port A input registers	
CLKB		Read/write cycle clock for Port B input registers	
OCEA I		Clock enable for Port A output registers	
OCEB	I	Clock enable for Port B output registers	
DOA	0	Port A data output	
DOB	0	Port B data output	

DS100-2.6.2E 25(63)

3.4.2 Configuration Mode

The BSRAM mode in the GW1N series of FPGA products supports different data bus widths. See Table 3-4.

Table 3-4 Memory Size Configuration

Single Port Mode	Dual Port Mode ^[1]	Semi-Dual Port Mode	Read Only
16 K x 1	16 K x 1	16 K x 1	16K x 1
8K x 2 ^e !	8K x 2	8K x 2	8K x 2
4K x 4	4K x 4	4K x 4	4K x 4
2K x 8	2K x 8	2K x 8	2K x 8
1K x 16	1K x 16	1K x 16	1K x 16
512 x 32	-	512 x 32	512 x 32
2K x 9	2K x 9	2K x 9	2K x 9
1K x 18	1K x 18	1K x 18	1K x 18
512 x 36	-	512 x 36	512 x 36

Note!

[1]GW1N-9 and GW1N-1S do not support Dual Port Mode.

Single Port Mode

In the single port mode, BSRAM can write to or read from one port at one clock edge. During the write operation, the data can show up at the output of BSRAM. Normal-Write Mode and Write—through Mode can be supported. When the output register is bypassed, the new data will show at the same write clock rising edge.

Dual Port Mode

BSRAM support dual port mode. The applicable operations are as follows:

- Two independent read
- Two independent write
- An independent read and an independent write at different clock frequencies

For further information about Dual Port Block Memory ports and the related description, please refer to <u>UG285E</u>, <u>Gowin BSRAM&SSRAM User Guide</u>.

Semi-Dual Port Mode

Semi-Dual Port supports read and write at the same time on different ports, but it is not possible to write and read to the same port at the same time. The system only supports write on Port A, read on Port B.

For further information about Semi-Dual Port Block Memory ports and the related description, please refer to <u>UG285E</u>, <u>Gowin BSRAM&SSRAM</u>

DS100-2.6.2E 26(63)

User Guide.

Read Only

BSRAM can be configured as ROM. The ROM can be initialized during the device configuration stage, and the ROM data needs to be provided in the initialization file. Initialization completes during the device power-on process.

Each BSRAM can be configured as one 16 Kbits ROM. For further information about Read Only Port Block Memory ports and the related description, please refer to <u>UG285E</u>, <u>Gowin BSRAM&SSRAM User Guide</u>.

3.4.3 Mixed Data Bus Width Configuration

The BSRAM in the GW1N series of FPGA products supports mixed data bus width operation. In the dual port and semi-dual port modes, the data bus width for read and write can be different. For the configuration options that are available, please see Table 3-5 and Table 3-6 below.

Table 3-5 Dual Port Mixed Read/Write Data Width Configuration^{[1],[2]}

Read	Write Port								
Port	16K x 1	8K x 2	4K x 4	2K x 8	1K x 16	2K x 9	1K x 18		
16K x 1	*	*	*	*	*				
8K x 2	*	*	*	*	*				
4K x 4	*	*	*	*	*				
2K x 8	*	*	*	*	*				
1K x 16	*	*	*	*	*				
2K x 9			—			*	*		
1K x 18		×				*	*		

Note!

- [1] GW1N-1S does not support Dual Port Mode;
- [2] "*" denotes the modes supported.

Table 3-6 Semi Dual Port Mixed Read/Write Data Width Configuration

Read Port	Write Port	Write Port								
	16K x 1	8K x 2	4K x 4	2K x 8	1K x 16	512 x 32	2K x 9	1K x 18	512 x 36	
16K x 1	*	*	*	*	*	*				
8K x 2	*	*	*	*	*	*				
4K x 4	*	*	*	*	*	*				
2K x 8	*	*	*	*	*	*		. 0		
1K x 16	*	*	*	*	*	*		9		
512 x 32	*	*	*	*	*	*				
2K x 9							*	*	*	

DS100-2.6.2E 27(63)

Read	Write Port								
Port	16K x 1	8K x 2	4K x 4	2K x 8	1K x 16	512 x 32	2K x 9	1K x 18	512 x 36
1K x 18							*	*	*

Note!

"*" denotes the modes supported.

3.4.4 Byte-enable

The BSRAM in the GW1N series of FPGA products supports byte-enable. For data longer than a byte, the additional bits can be blocked, and only the selected portion can be written into. The blocked bits will be retained for future operation. Read/write enable ports (WREA, WREB), and byte-enable parameter options can be used to control the BSRAM write operation.

3.4.5 Parity Bit

There are parity bits in BSRAMs. The 9th bit in each byte can be used as a parity bit to check the correctness of data transmission. It can also be used for data storage.

3.4.6 Synchronous Operation

- All the input registers of BSRAM support synchronous write;
- The output registers can be used as pipeline registers to improve design performance;
- The output registers are bypass-able.

3.4.7 Power up Conditions

BSRAM initialization is supported when powering up. During the power-up process, BSRAM is in standby mode, and all the data outputs are "0". This also applies in ROM mode.

3.4.8 BSRAM Operation Modes

BSRAM supports five different operations, including two read operations (Bypass Mode and Pipeline Read Mode) and three write operations (Normal Write Mode, Write-through Mode, and Read-before-write Mode).

Read Mode

Read data from the BSRAM via output registers or without using the output registers.

Pipeline Mode


When a synchronous write cycles into a memory array with pipeline registers enabled, the data can be read from pipeline registers in the next clock cycle. The data bus can be up to 36 bits in this mode.

Bypass Mode

When a synchronous write cycles into a memory array with pipeline

DS100-2.6.2E 28(63)

registers bypassed, the outputs are registered at the memory array. Figure 3-16 Pipeline Mode in Single Port, Dual Port and Semi Dual Port



Write Mode

NORMAL WRITE MODE

In this mode, when the user writes data to one port, and the output data of this port does not change. The data written in will not appear at the read port.

WRITE-THROUGH MODE

In this mode, when the user writes data to one port, and the data written in will also appear at the output of this port.

READ-BEFORE-WRITE MODE

In this mode, when the user writes data to one port, and the data written in will be stored in the memory according to the address. The original data in this address will appear at the output of this port.

DS100-2.6.2E 29(63)

3.4.9 Clock Operations

Table 3-7 lists the clock operations in different BSRAM modes:

Table 3-7 Clock Operations in Different BSRAM Modes

Clock Operations	Dual Port Mode	Semi-Dual Port Mode	Single Port Mode
Independent Clock Mode	Yes	No	No
Read/Write Clock Mode	Yes	Yes	No
Single Port Clock Mode	No	No	Yes


Note!

GW1N-1S does not support Dual Port Mode.

Independent Clock Mode

Figure 3-17 shows the independent clocks in the dual port mode with each port with one clock. CLKA controls all the registers at Port A; CLKB controls all the registers at Port B.


Figure 3-17 Independent Clock Mode



Read/Write Clock Operation

Figure 3-18 shows the read/write clock operations in the semi-dual port mode with one clock at each port. The write clock (CLKA) controls Port A data inputs, write address and read/write enable signals. The read clock (CLKB) controls Port B data output, read address, and read enable signals.

Figure 3-18 Read/Write Clock Mode




DS100-2.6.2E 30(63)

Single Port Clock Mode

Figure 3-19 shows the clock operation in single port mode.

Figure 3-19 Single Port Clock Mode



3.5 User Flash (GW1N-1 and GW1N-1S)

GW1N-1 and GW1N-1S devices support User Flash with 12 Kbytes (48 page x 256 Bytes). The features are as following:

- 100,000 write cycles
- Greater than 10 years Data Retention at +85 ℃
- Selectable 8/16/32 bits data-in and data-out
- Page size: 256 Bytes
- 3 µA standby current
- Page Write Time: 8.2 ms

For further information about the user Flash in GW1N-1 and GW1N-1S, please refer to UG295, Gowin User Flash User Guide.

3.6 User Flash (GW1N-1P5/2/4/9)

GW1N-1P5/2/4/9 offers User Flash. The capacity of the User Flash in GW1N-1P5/2 is 96Kbits. The capacity of the User Flash in GW1N-4 is 256Kbits. The capacity of the User Flash in GW1N-9 is 608Kbits. The user Flash memory is composed of row memory and column memory. One row memory is composed of 64 column memories. The capacity of one column memory is 32 bits, and the capacity of one row memory is 64*32=2048 bits. Page erase is supported, and one page capacity is 2048 bytes, i.e., one page includes 8 rows. The features are shown below:

- 10,000 write cycles
- Greater than 10 years Data Retention at +85 ℃
- Data Width: 32
- GW1N-1P5/2 capacity: 48 rows x 64 columns x 32 = 96kbits
- GW1N-4 capacity: 128 rows x 64 columns x 32 = 256kbits
- GW1N-9 capacity: 304 rows x 64 columns x 32 = 608kbits
- Page Erase Capability: 2,048 bytes per page

DS100-2.6.2E 31(63)

3 Architecture 3.7 DSP

- Fast Page Erasure/Word Programming Operation
- Clock frequency: 40 MHz
- Word Programming Time:≤16 μs
- Page Erasure Time:≤120 ms
- Electric current
 - Read current/duration:2.19 mA/25 ns (V_{CC}) & 0.5 mA/25 ns (V_{CCX})
 (MAX)
 - Program/Erase operation: 12/12 mA(MAX)

For further information about the user Flash in GW1N-1P5/2/4/9, please refer to UG295, Gowin User Flash User Guide.

3.7 **DSP**

GW1N-4/9 devices offer abundant DSP modules. Gowin DSP solutions can meet user demands for high performance digital signal processing design, such as FIR, FFT, etc. DSP blocks have the advantages of stable timing performance, high-usage, and low-power.

DSP offers the following functions:

- Multiplier with three widths: 9-bit, 18-bit, 36-bit
- 54-bit ALU
- Multipliers cascading to support wider data
- Barrel shifter
- Adaptive filtering through signal feedback
- Computing with options to round to a positive number or a prime number
- Supports pipeline mode and bypass mode.

3.7.1 Macro

DSP blocks are embedded as rows in the FPGA array. Each DSP occupies nine CFU columns. Each DSP block contains two Macros, and each Macro contains two pre-adders, two 18 x 18 bit multipliers, and one three-input ALU.

PADD

Each DSP macro features two units of pre-adders to implement pre-add, pre-subtraction, and shifting.

PADD locates at the first stage with two inputs.,

- Parallel 18-bit input B or SBI;
- Parallel 18-bit input A or SIA.

Note!

Each input end supports pipeline mode and bypass mode.

GOWINSEMI PADD can be used as a function block independently, which supports 9-bit and 18-bit width.

DS100-2.6.2E 32(63)

MULT

Multipliers locate after the pre-adder. Multipliers can be configured as 9×9 , 18×18 , 36×18 or 36×36 . Register mode and bypass mode are supported both in input and output ports. The configuration modes that a macro supports include:

- One 18 x 36 multiplier
- Two 18 x 18 multipliers
- Four 9 x 9 multipliers

Note!

Two adjacent DSP macros can form a 36 x 36 multiplier.

ALU

Each Macro has one 54 bits ALU54, which can further enhance MULT's functions. The register mode and bypass mode are supported both in input and output ports. The functions are as following:

- Multiplier output data / 0, addition/subtraction operations for data A and data B;
- Multiplier output data / 0, addition/subtraction operations for data B and bit C;
- Addition/subtraction operations for data A, data B, and bit C;

3.7.2 DSP Operations

- Multiplier
- Accumulator
- MULTADDALU

For further information about DSP, please refer to <u>UG287, Gowin DSP</u> User Guide.

3.8 MIPI D-PHY (GW1N-2)

Hard Core - MIPI D-PHY RX

GW1N-2 provides provides a standalone MIPI RX D-PHY supporting the v2.1 specification of MIPI Alliance Standard. The dedicated D-PHY core supports MIPI DSI and CSI-2 mobile video interfaces for cameras and displays.

- High Speed RX at up to 8 Gbps per quad
- 1, 2 or 4 data lane and 1 clock lane support per PHY
- Bidirectional Low-power (LP) mode at up to 10mbps per lane
- Built-in HS Sync, bit and lane alignment
- 1:8 and 1:16 deserialization modes to FPGA fabric's user interface
- Supports MIPI DSI and MIPI CSI-2 link layers
- Availible on bank 6

DS100-2.6.2E 33(63)

3 Architecture 3.9 Clock

Multi-function Highspeed FPGA IO support for MIPI D-PHY RX and TX

GW1N-2 also provides flexible highspeed FPGA IO which supports both MIPI D-PHY RX and TX interfaces. Highspeed FPGA IO supports MIPI DSI and CSI-2 video interfaces for cameras and displays in both transmit and receive modes.

- MIPI Alliance Standard for D-PHY Specification, Version 1.2
- High Speed RX and TX at up to 6 Gbps per port
- 1, 2 or 4 data lane and 1 clock lane support per PHY
- Multiple PHY support (number of IO permitting)
- Bidirectional Low-power (LP) mode
- Supports MIPI DSI and MIPI CSI-2 link layers
- Built-in HS Sync, bit and lane alignment
- 1:8 and 1:16 deserialization modes to FPGA fabric's user interface
- Supports multiple IO Types
 - ELVDS, TLVDS, SLVS200, LVDS and MIPI D-PHY IO
- MIPI D-PHY TX with dynamic ODT supported on IO banks 0, 3, 4 and 5
- MIPI D-PHY RX with dynamic ODT supported on IO bank 2

For further detailed information, please refer to <u>IPUG948, Gowin MIPI</u> <u>D-PHY RX TX Advance user guide</u>.

3.9 Clock

The clock resources and routing are critical to high-performance applications in FPGA. The GW1N series of FPGA products provide the global clock network (GCLK) that is connected to all the registers directly. Besides the global clock network, the GW1N series of FPGA products provide high-speed clock HCLK, PLLs, etc.

For further detailed information, please refer to <u>UG286, Gowin Clock</u> User Guide.

3.9.1 Global Clock

The GCLK is distributed in GW1N-1 as two quadrants, L and R. Each quadrant provides eight GCLKs. The optional clock resources of GCLK can be pins or CRU. Users can employ dedicated pins as clock resources to achieve better timing.

3.9.2 PLL

Phase-locked Loop (PLL) is a feedback control circuit. The frequency and phase of the internal oscillator signal are controlled by the external input reference clock.

GW1N PLL blocks in the GW1N series of FPGA products provide the ability to synthesize clock frequencies. Frequency adjustment (multiplication and division), phase adjustment, and duty cycle adjustment can be realized by parameters configuration.

DS100-2.6.2E 34(63)

3 Architecture 3.9 Clock

3.9.3 HCLK

HCLK is the high-speed clock in the GW1N series of FPGA products, which can support high-speed data transfer and is mainly suitable for source synchronous data transfer protocols. See Figure 3-20, Figure 3-21, Figure 3-23, and Figure 3-24.

Note!

The features of the HCLK in GW1N-1 and GW1N-4 are the same; the features of the HCLK in GW1N-1S and GW1N-9 are slightly different.

Figure 3-20 GW1N-1 HCLK Distribution





Figure 3-21 GW1N-1P5 / GW1N-2 HCLK Distribution



DS100-2.6.2E 35(63)

3 Architecture 3.9 Clock

Figure 3-22 GW1N-4 HCLK Distribution





Figure 3-23 GW1N-9 HCLK Distribution



DS100-2.6.2E 36(63)

3 Architecture 3.10 Long Wire (LW)




Figure 3-24 GW1N-1S HCLK Distribution

3.10 Long Wire (LW)

As a supplement to CRU, the GW1N series of FPGA products provide another routing resource- Long Wire, which is suitable for clock, clock enable, set/reset, or other high fan out signals.

3.11 Global Set/Reset (GSR)

A global set/rest (GSR) network is built in the GW1N series of FPGA product. There is a direct connection to core logic. It can be used as asynchronous/synchronous set or asynchronous/synchronous reset. The registers in CFU and I/O can be individually configured to use GSR.

3.12 Programming Configuration

The GW1N series of FPGA products support SRAM and Flash. The Flash programming mode supports on-chip Flash and off-chip Flash. The GW1N series of FPGA products support DUAL BOOT, providing a selection for users to backup data to off-chip Flash according to requirements.

Besides JTAG, the GW1N series of FPGA products also support GOWINSEMI own configuration mode: GowinCONFIG (AUTO BOOT, SSPI, MSPI, DUAL BOOT, SERIAL, CPU, and I²C Slave. All the devices support JTAG and AUTO BOOT. For more detailed information, please refer to <u>UG290</u>, *Gowin FPGA Products Programming and Configuration User Guide*.

SRAM Configuration

When you adopt SRAM to configure the device, and each time the device is powered on, it needs to download the bit stream file to configure.

Flash Configuration

The Flash configuration data is stored in the on-chip flash. Each time the device is powered on, the configuration data is transferred from the

DS100-2.6.2E 37(63)

3 Architecture 3.13 On Chip Oscillator

Flash to the SRAM, which controls the working of the device. This mode can complete configuration within a few ms, and is referred to as "Quick Start".

B version of GW1N devices has the feature of transparent transmission. That is to say, the B version device can program the on-chip Flash or off-chip Flash via the JTAG interface without affecting the current working state. During programming, the B version device works according to the previous configuration. After programming, provide one low pulse for RECONFIG_N^[1] to complete the online upgrade. This feature applies to the applications with long online time and irregular upgrades.

Note!

[1] As a configuration pin, RECONFIG_N is an input pin with internal weak pull-up, but as a GPIO pin, RECONFIG_N can only be used as the output type. For further detailed information, please refer to <u>UG290</u>, <u>Gowin FPGA Products Programming and Configuration User Guide</u>.

The GW1N series of FPGA products also support off-chip Flash configuration and dual-boot. Please refer to <u>UG290</u>, <u>Gowin FPGA Products</u> <u>Programming and Configuration User Guide</u> for more detailed information.

3.13 On Chip Oscillator

There is an internal oscillator in each of the GW1N series of FPGA product. The on-chip oscillator supports the clock frequencies ranging from 2.5 MHz to 125MHz. It provides programmable user clock with clock precision ±5%. During the configuration process, it can provide a clock for MSPI mode.

The on-chip oscillator also provides a clock resource for user designs. Up to 64 clock frequencies can be obtained by setting the parameters.

The following formula is used to get GW1N-1/1S/2/9 output clock frequency: fout=250MHz/Param.

The following formula is used to get GW1N-4 output clock frequency: fout=210MHz/Param

Note!

"Param" is the configuration parameter with a range of 2~128. It supports even numbers only.

See Table 3-8 for GW1N-4 output frequency; see Table 3-9 for GW1N-1/1S/1P5/2/9 output frequency.

Table 3-8 GW1N-4 Oscillator Output Frequency Options

Mode	Frequency	Mode	Frequency	Mode	Frequency
0	2.1MHz ^[1]	8	6.6MHz	16	13.1MHz
1	4.6MHz	9	7MHz	17	15MHz
2	4.8MHz	10	7.5MHz	18	17.5MHz
3	5MHz	11	8.1MHz	19	21MHz
4	5.3MHz	12	8.8MHz	20	26.3MHz

DS100-2.6.2E 38(63)

3 Architecture 3.13 On Chip Oscillator

Mode	Frequency	Mode	Frequency	Mode	Frequency
5	5.5MHz	13	9.5MHz	21	35MHz
6	5.8MHz	14	10.5MHz	22	52.5MHz
7	6.2MHz	15	11.7MHz	23	105MHz ^[2]

Table 3-9 GW1N-1/1S/1P5/2/9 Oscillator Output Frequency Options

Mode	Frequency	Mode	Frequency	Mode	Frequency
0	2.5MHz ^[1]	8	7.8MHz	16	15.6MHz
1	5.4MHz	9	8.3MHz	17	17.9MHz
2	5.7MHz	10	8.9MHz	18	21MHz
3	6.0MHz	11	9.6MHz	19	25MHz
4	6.3MHz	12	10.4MHz	20	31.3MHz
5	6.6MHz	13	11.4MHz	21	41.7MHz
6	6.9MHz	14	12.5MHz	22	62.5MHz
7	7.4MHz	15	13.9MHz	23	125MHz ^[2]

Note!

- [1] Default frequency
- [2] 125MHz is not suitable for MSPI.

DS100-2.6.2E 39(63)

4 AC/DC Characteristic

Note!

Please ensure that you use GOWINSEMI devices within the recommended operating conditions and range. Data beyond the working conditions and range are for reference only. GOWINSEMI does not guarantee that all devices will operate normally beyond the operating conditions and range.

4.1 Operating Conditions

4.1.1 Absolute Max. Ratings

Table 4-1 Absolute Max. Ratings

Name	Description	Min.	Max.
V _{cc}	LV: Core Power	-0.5V	1.32V
	UV: Core Power	-0.5V	3.75V
V _{cco}	I/O Bank Power	-0.5V	3.75V
V _{CCX}	Auxiliary voltage	-0.5V	3.75V
Storage Temperature	Storage Temperature	-65℃	+150℃
Junction Temperature	Junction Temperature	-40℃	+125℃

DS100-2.6.2E 40(63)

4 AC/DC Characteristic 4.1 Operating Conditions

4.1.2 Recommended Operating Conditions

Table 4-2 Recommended Operating Conditions

Name	Description	Min.	Max.
	LV: Core Power	1.14V	1.26V
V _{CC}	UV: Core Power	1.71V	3.465V
V _{cco}	I/O Bank Power	1.14V	3.465V
V _{CCX}	Auxiliary voltage	2.375V	3.465V
T _{JCOM}	Junction temperature (Commercial operation)	0℃	+85℃
T_{JIND}	Junction temperature (Industrial operation)	-40℃	+100℃
T _{JAUT}	Junction temperature (Automotive operation)	-40℃	+105℃

Note!

- ullet For some packages, V_{CCO} and V_{CCX} may share one pin. In this case, V_{CCX} requirements must be met first.
- For further power supply info, please refer to <u>UG107, GW1N-1 Pinout, UG169, GW1N-1S Pinout, UG171, GW1N-2 Pinout, UG174, GW1N-1P5 Pinout, UG105, GW1N-4 Pinout, and UG114, GW1N-9 Pinout.</u>

4.1.3 Power Supply Ramp Rate

Table 4-3 GW1N-1/GW1N-1S Power Supply Ramp Rate

Name	Description	Device	Min.	Тур.	Max.
T _{RAMP}	Power supply ramp	GW1N-1/GW1N-1S	1.2mV/µs	-	40mV/μs
	rates for core voltage	GW1N-2/4/9	0.6mV/µs	-	6mV/µs
T _{RAMP_VCCx}	Power supply ramp rates for VCCX	GW1N	0.6mV/µs	-	10mV/us
T _{RAMP_VCCIO}	Power supply ramp rates for VCCIO	GW1N	0.6mV/µs	-	10mV/us

4.1.4 Hot Socket Specifications

Table 4-4 Hot Socket Specifications

Name	Description	Condition	I/O Type	Max.
I _{HS}	Input or I/O leakage current	0 <v<sub>IN<v<sub>IH(MAX)</v<sub></v<sub>	I/O	150uA
I _{HS}	Input or I/O leakage current	0 <v<sub>IN<v<sub>IH(MAX)</v<sub></v<sub>	TDI,TDO, TMS,TCK	120uA

DS100-2.6.2E 41(63)

4 AC/DC Characteristic 4.2 ESD

4.1.5 POR Feature

Table 4-5 POR Voltage

Name	Description	Name	Min.	Max.
POR Voltage		VCC	0.75	1
	Power on reset voltage of Vcc	VCCX	1.8	2
33		VCCIO	0.85	0.98

4.2 ESD

Table 4-6 GW1N ESD - HBM

Device	GW1N-1	GW1N-1P5	GW1N-2	GW1N-4	GW1N-9	GW1N-1S
LQ100	HBM>1,000V	HBM>1,000V	HBM>1,000V	HBM>1,000V	HBM>1,000V	-
LQ100X	-	HBM>1,000V	HBM>1,000V	-	-	-
LQ144	-	-	-	-	-	-
LQ144X	-	-	HBM>1,000V	-	-	-
EQ144	HBM>1,000V	-	HBM>1,000V	HBM>1,000V	HBM>1,000V	-
LQ176	- (-	-	-	HBM>1,000V	-
EQ176	-	-	-	-	HBM>1,000V	-
MG100	-	-	-	-	HBM>1,000V	-
MG100T	-	- (-	-	HBM>1,000V	-
MG121	-	-	HBM>1,000V	-	-	-
MG121X	-	-	HBM>1,000V	-	-	-
MG132	-	-	HBM>1,000V	-	-	-
MG132X	-	-	HBM>1,000V	HBM>1,000V	-	-
MG132H	-	-	HBM>1,000V	-	-	
MG160	-	-	-	HBM>1,000V	HBM>1,000V	-
MG196	-	-	-	-	HBM>1,000V	-
PG256	-	-	-	HBM>1,000V	HBM>1,000V	-
PG256M	-	-	-	HBM>1,000V	•	-
UG169	-	-	-	-	HBM>1,000V	-
UG256	-	-	-	-	HBM>1,000V	-
UG332	-	-	-	-	HBM>1,000V	-
QN32	HBM>1,000V	-	-	HBM>1,000V	- 7,	-
QN48	HBM>1,000V	-	HBM>1,000V	HBM>1,000V	HBM>1,000V	-
QN48H	-	-	HBM>1,000V	-	-	-

DS100-2.6.2E 42(63)

4 AC/DC Characteristic 4.2 ESD

Device	GW1N-1	GW1N-1P5	GW1N-2	GW1N-4	GW1N-9	GW1N-1S
QN48F	-	-	-	-	HBM>1,000V	-
CS30	HBM>1,000V	-	-	-	-	-
CS42	-	-	HBM>1,000V	-	-	-
CS72	-	-	-	HBM>1,000V	-	-
CS81M	-	-	-	-	HBM>1,000V	
QN88	-	-	-	HBM>1,000V	HBM>1,000V	-
FN32	-	-	-	-	-	HBM>1,000 V

Table 4-7 GW1N ESD - CDM

Device	GW1N-1	GW1N-1P5	GW1N-2	GW1N-4	GW1N-9	GW1N-1S
LQ100	CDM>500V	-	CDM>500V	CDM>500V	CDM>500V	-
LQ100X	CDM>500V	CDM>500V	CDM>500V	-	-	-
LQ144	CDM>500V	-	CDM>500V	CDM>500V	CDM>500V	-
LQ144X	-	-	CDM>500V	-	-	-
EQ144	CDM>500V	-	-	CDM>500V	CDM>500V	-
LQ176	-	-	-	-	CDM>500V	-
EQ176	-	-	-	-	CDM>500V	-
MG100	-	9	-	-	CDM>500V	-
MG121	-	-	CDM>500V	-	-	-
MG121X	-	- (CDM>500V	-	-	-
MG132	-	-	CDM>500V	-	-	-
MG132X	-	-	CDM>500V	CDM>500V	-	-
MG132H	-	-	CDM>500V	-	-	-
MG160	-	-	-	CDM>500V	CDM>500V	-
MG196	-	-	-	-	CDM>500V	-
MG100T		-	-	- 6	-	CDM>500V
PG256	-	-	-	CDM>500V	CDM>500V	-
PG256M	-	-	-	CDM>500V	-	-
UG169					CDM>500V	
UG256	-	-	-	-	CDM>500V	-
UG332	-	-	-	-	CDM>500V	-
QN32	CDM>500V	-	-	-	-	-
QN48	CDM>500V	-	-	CDM>500V	CDM>500V	-

DS100-2.6.2E 43(63)

Device	GW1N-1	GW1N-1P5	GW1N-2	GW1N-4	GW1N-9	GW1N-1S
QN48H	-	-	CDM>500V	-	-	-
QN48F	-	-	-	-	CDM>500V	-
CS30	CDM>500V	-		-	-	-
CS42	-	-	CDM>500V	-	-	-
CS72	-		-	CDM>500V	-	-
CS81M	-	-	-	-	CDM>500V	
QN88	-	-	-	CDM>500V	CDM>500V	-
FN32	-	-	-	-	-	CDM>500V

4.3 DC Characteristic

4.3.1 DC Electrical Characteristics over Recommended Operating Conditions

Table 4-8 DC Electrical Characteristics over Recommended Operating Conditions

Name	Description	Condition	Min.	Тур.	Max.
1 1	Input or I/O	V _{CCO} <v<sub>IN<v<sub>IH (MAX)</v<sub></v<sub>	-	-	210 μΑ
I_{IL},I_{IH}	leakage	0V <v<sub>IN<v<sub>CCO</v<sub></v<sub>	-	-	10 μΑ
I _{PU}	I/O Active Pull-up Current	0 <v<sub>IN<0.7V_{CCO}</v<sub>	-30 μΑ	-	-150 μA
I _{PD}	I/O Active Pull-down Current	V _{IL} (MAX) <v<sub>IN<v<sub>CCO</v<sub></v<sub>	30 μΑ	-	150 μΑ
I _{BHLS}	Bus Hold Low Sustaining Current	V _{IN} =V _{IL} (MAX)	30 μΑ	-	-
I _{BHHS}	Bus Hold High Sustaining Current	V _{IN} =0.7V _{CCO}	-30 μΑ	-	-
I _{BHLO}	Bus Hold Low Overdrive Current	0≤V _{IN} ≤V _{CCO}	-	-	150 μΑ
I _{BHHO}	Bus Hold High Overdrive Current	0≤V _{IN} ≤V _{CCO}	-	-	-150 μA
V_{BHT}	Bus hold trip points		V _{IL} (MAX)	-	V _{IH} (MIN)
C1	I/O Capacitance			5 pF	8 pF
		V _{CCO} =3.3V, Hysteresis= Large	- 0	482mV	-
	Hysteresis for	V _{CCO} =2.5V, Hysteresis= Large	-	302mV	-
V _{HYST}	Schmitt Trigger	V _{CCO} =1.8V, Hysteresis= Large	-	152mV	-
	inputs	V _{CCO} =1.5V, Hysteresis= Large	-	94mV	-
		V _{CCO} =3.3V, Hysteresis= Small	-	240mV	-

DS100-2.6.2E 44(63)

Name	Description	Condition	Min.	Тур.	Max.
		V _{CCO} =2.5V, Hysteresis= Small	-	150mV	-
		V _{CCO} =1.8V, Hysteresis= Small	-	75mV	-
		V _{CCO} =1.5V, Hysteresis= Small	-	47mV	-

4.3.2 Static Current

Table 4-9 Static Current

Device	Name	Description	LV/UV	Typ. (mA)	Max.(mA)
	Icc	Core 电源电流(V _{CC} =1.2V)	LV	1.8	_
GW1N-1	I _{CCX}	V _{CCX} 电源电流(V _{CCX} =3.3V)	LV	1	_
	Icco	I/O Bank 电源电流(V _{CCO} =2.5V)	LV	0.8	_
	Icc	Core 电源电流 (VCC=1.2V)	LV/UV	2.8	_
GW1N-4	I _{CCX}	V _{CCX} 电源电流(V _{CCX} =3.3V)	LV/UV	1.15	_
	I _{cco}	I/O Bank 电源电流(V _{CCO} =2.5V)	LV/UV	0.55	_
	I _{CC}	Core 电源电流(VCC=1.2V)	LV/UV	3.5	_
GW1N-9	I _{CCX}	V _{CCX} 电源电流(V _{CCX} =3.3V)	LV/UV	5	_
	I _{CCO}	I/O Bank 电源电流(V _{CCO} =2.5V)	LV/UV	2	_

4.3.3 Programming Current

Table 4-10 Programming Current

Device	Description	LV/UV	Typ. (mA)	Max.(mA)
	Core current when programming Flash (V _{CC} =1.2V)	LV	_	1.9
GW1N-1	V _{CCX} current when programming Flash (V _{CCX} =3.3V)	LV	-	2.74
	I/O Bank current when programming Flash (V _{CCO} =2.5V)	LV	0.06	_
	Core current when programming Flash (V _{CC} =1.2V)	LV	_	_
GW1N-4	V _{CCX} current when programming Flash (V _{CCX} =3.3V)	LV	-	-
	I/O Bank current when programming Flash (V _{CCO} =2.5V)	LV	-	_
	Core current when programming Flash (V _{CC} =1.2V)	LV		-
GW1N-9	V _{CCX} current when programming Flash (V _{CCX} =3.3V)	LV	-	_
	I/O Bank current when programming Flash (V _{CCO} =2.5V)	LV		-

DS100-2.6.2E 45(63)

4.3.4 I/O Operating Conditions Recommended

Table 4-11 I/O Operating Conditions Recommended

Name	Output V _C	co (V)		Input V _{REF}	(V)	
Name	Min.	Тур.	Max.	Min.	Тур.	Max.
LVTTL33	3.135	3.3	3.465	-	-	-
LVCMOS33	3.135	3.3	3.465	-	-	-
LVCMOS25	2.375	2.5	2.625	-	-	-
LVCMOS18	1.71	1.8	1.89	-	-	-
LVCMOS15	1.425	1.5	1.575	-	-	-
LVCMOS12	1.14	1.2	1.26	-	-	-
SSTL15	1.425	1.5	1.575	0.68	0.75	0.9
SSTL18_I	1.71	1.8	1.89	0.833	0.9	0.969
SSTL18_II	1.71	1.8	1.89	0.833	0.9	0.969
SSTL25_I	2.375	2.5	2.645	1.15	1.25	1.35
SSTL25_II	2.375	2.5	2.645	1.15	1.25	1.35
SSTL33_I	3.135	3.3	3.465	1.3	1.5	1.7
SSTL33_II	3.135	3.3	3.465	1.3	1.5	1.7
HSTL18_I	1.71	1.8	1.89	0.816	0.9	1.08
HSTL18_II	1.71	1.8	1.89	0.816	0.9	1.08
HSTL15	1.425	1.5	1.575	0.68	0.75	0.9
PCI33	3.135	3.3	3.465	-	-	-
LVPECL33E	3.135	3.3	3.465	-	-	-
MLVDS25E	2.375	2.5	2.625	-	-	-
BLVDS25E	2.375	2.5	2.625	-	-	-
RSDS25E	2.375	2.5	2.625	-	-	-
LVDS25E	2.375	2.5	2.625	-	-	-
SSTL15D	1.425	1.5	1.575	-	-	-
SSTL18D_I	1.71	1.8	1.89	-	-	-
SSTL18D_II	1.71	1.8	1.89	-	-	-
SSTL25D_I	2.375	2.5	2.625	-	-	-
SSTL25D_II	2.375	2.5	2.625	-	-	-
SSTL33D_I	3.135	3.3	3.465	-		-
SSTL33D_II	3.135	3.3	3.465	-	-	-
HSTL15D	1.425	1.575	1.89	-	-	-

DS100-2.6.2E 46(63)

Name	Output V _C	_{CO} (V)		Input V _{REF}	(V)		
	Min.	Тур.	Max.	Min.	Тур.	Max.	
HSTL18D_I	1.71	1.8	1.89	-	-	-	
HSTL18D_II	1.71	1.8	1.89	-	-	-	



DS100-2.6.2E 47(63)

4.3.5 IOB Single - Ended DC Electrical Characteristic

Table 4-12 IOB Single - Ended DC Electrical Characteristic

Nome	V _{IL}		V _{IH}		V _{OL}	V _{OH}	I _{OL}	I _{OH}
Name	Min	Max	Min	Max	(Max)	(Min)	(mA)	(mA)
							4	-4
							8	-8
LVCMOS33	-0.3V	0.8V	2.0V	3.6V	0.4V	V_{CCO} -0.4 V	12	-12
LVTTL33	-0.3	U.6 V	2.00	3.00			16	-16
							24	-24
					0.2V	V _{CCO} -0.2V	0.1	-0.1
							4	-4
					0.4V	V 0.4V	8	-8
LVCMOS25	-0.3V	0.7V	1.7V	3.6V	0.4 V	V _{CCO} -0.4V	12	-12
							16	-16
					0.2V	V _{CCO} -0.2V	0.1	-0.1
							4	-4
					0.4V	$V_{\text{CCO}}0.4V$	8	-8
LVCMOS18	/CMOS18 -0.3V 0.35 x V _{cco} (0.65 x V _{CCO} 3.6V			12	-12		
					0.2V	V _{CCO} -0.2V	0.1	-0.1
			.,		0.41/	V _{CCO} -0.4V	4	-4
LVCMOS15	-0.3V	0.35 x V _{CCO}	0.65 x V _{CCO}	3.6V 0.	0.4V		8	-8
					0.2V	V _{CCO} -0.2V	0.1	-0.1
					0.41/	V 0.4V	2	-2
LVCMOS12	-0.3V	0.35 x V _{CCO}	0.65 x V _{CCO}	3.6V	0.4V	V _{CCO} -0.4V	6	-6
					0.2V	V _{CCO} -0.2V	0.1	-0.1
PCI33	-0.3V	0.3 x V _{CCO}	0.5 x V _{CCO}	3.6V	0.1 x V _{CCO}	0.9 x V _{CCO}	1.5	-0.5
SSTL33_I	-0.3V	V_{REF} -0.2 V	V _{REF} +0.2V	3.6V	0.7	V _{CCO} -1.1V	8	-8
SSTL25_I	-0.3V	V_{REF} -0.18 V	V _{REF} +0.18V	3.6V	0.54V	V _{CCO} -0.62V	8	-8
SSTL25_II	-0.3V	V _{REF} -0.18V	V _{REF} +0.18V	3.6V	NA	NA	NA	NA
SSTL18_II	-0.3V	V _{REF} -0.125V	V _{REF} +0.125V	3.6V	NA	NA J	NA	NA
SSTL18_I	-0.3V	V _{REF} -0.125V	V _{REF} +0.125V	3.6V	0.40V	V _{CCO} -0.40V	8	-8
SSTL15	-0.3V	V _{REF} -0.1V	V _{REF} + 0.1V	3.6V	0.40V	V _{CCO} -0.40V	8	-8

DS100-2.6.2E 48(63)

Name	V _{IL}		V _{IH}		V _{OL}	V _{OH}	I _{OL}	I _{OH}
IName	Min	Max	Min	Max	(Max)	(Min)	(mA)	(mA)
HSTL18_I	-0.3V	V _{REF} -0.1V	V _{REF} + 0.1V	3.6V	0.40V	V _{CCO} -0.40V	8	-8
HSTL18_II	-0.3V	V _{REF} -0.1V	V _{REF} + 0.1V	3.6V	NA	NA	NA	NA
HSTL15_I	-0.3V	V _{REF} -0.1V	V _{REF} + 0.1V	3.6V	0.40V	V _{CCO} -0.40V	8	-8
HSTL15_II	-0.3V	V _{REF} -0.1V	V _{REF} + 0.1V	3.6V	NA	NA	NA	NA

4.3.6 IOB Differential Electrical Characteristics

Table 4-13 IOB Differential Electrical Characteristics

Name	Description	Condition	Min.	Тур.	Max.	Unit
V_{INA}, V_{INB}	Input Voltage		0	-	2.4	V
V _{CM}	Input Common Mode Voltage	Half the Sum of the Two Inputs	0.05	-	2.35	V
V_{THD}	Differential Input Threshold	Difference Between the Two Inputs	±100	-	-	mV
I _{IN}	Input Current	Power On or Power Off	-	-	± 10	μΑ
V _{OH}	Output High Voltage for V _{OP} or V _{OM}	$R_T = 100\Omega$	-	-	1.60	V
V _{OL}	Output Low Voltage for V _{OP} or V _{OM}	R _T = 100Ω	0.9	-	-	V
V _{OD}	Output Voltage Differential	$(V_{OP} - V_{OM}), R_T = 100\Omega$	250	350	450	mV
ΔV_{OD}	Change in V _{OD} Between High and Low		-	-	50	mV
Vos	Output Voltage Offset	$(V_{OP} + V_{OM})/2, R_T$ = 100 Ω	1.125	1.20	1.375	V
ΔV _{OS}	Change in V _{OS} Between High and Low	0	-	-	50	mV
Is	Short-circuit current	V _{OD} = 0V output short-circuit	-	-	15	mA

4.4 Switching Characteristic

4.4.1 Internal Switching Characteristics

Table 4-14 CFU Block Internal Timing Parameters

Name	Description	Speed	Unit	
	Description	Min	Max	Offic
t _{LUT4_CFU}	LUT4 delay	-	0.674	ns

DS100-2.6.2E 49(63)

Name	Description	Speed	Linit		
Name	Description		Max	Unit	
t _{LUT5_CFU}	LUT5 delay	-	1.388	ns	
t _{LUT6_CFU}	LUT6 delay	-	2.01	ns	
t _{LUT7_CFU}	LUT7 delay	-	2.632	ns	
t _{LUT8_CFU}	LUT8 delay	-	3.254	ns	
t _{SR_CFU}	Set/Reset to Register output	-	1.86	ns	
t _{CO_CFU}	Clock to Register output	-	0.76	ns	

4.4.2 BSRAM Switching Characteristics

Table 4-15 BSRAM Internal Timing Parameters

Nama	Description	Speed Grade		Linit	
Name	Description	Min	Max	Unit	
t _{COAD_BSRAM}	Clock to output time of read address/data	-	5.10	ns	
t _{COOR_BSRAM}	Clock to output time of output register	-	0.56	ns	

4.4.3 DSP Switching Characteristics

Table 4-16 DSP Internal Timing Parameters

Name	Description		Speed Grade	
Name	Description	Min.	Max.	Unit
t _{COIR_DSP}	Clock to output time of input register	-	4.80	ns
t _{COPR_DSP}	Clock to output time of pipeline register	-	2.40	ns
t _{COOR_DSP}	Clock to output time of output register	7	0.84	ns

DS100-2.6.2E 50(63)

4.4.4 Gearbox Switching Characteristics

Table 4-17 Gearbox Internal Timing Parameters

Device	Name	Description	Min.	Unit
	FMAX _{IDDR}	2:1 Gearbox maximum input serial rate	1000	Mbps
	FMAX _{IDES4}	4:1 Gearbox maximum input serial rate	500	Mbps
GW1N-1/4	FMAX _{IDESx}	7:1/8:1/10:1 Gearbox maximum input serial rate	1000	Mbps
GW 11N-1/4	FMAX _{ODDR}	1:2 Gearbox maximum input serial rate	1000	Mbps
	FMAX _{OSER4}	1:4 Gearbox maximum output serial rate	500	Mbps
	FMAX _{OSERx}	1:7/1:8/1:10 Gearbox maximum output serial rate	1000	Mbps
	FMAX _{IDDR}	2:1 Gearbox maximum input serial rate	1200	Mbps
	FMAX _{IDES4}	4:1 Gearbox maximum input serial rate	600	Mbps
GW1N-9	FMAX _{IDESx}	7:1/8:1/10:1/16:1 Gearbox maximum input serial rate	1200	Mbps
GW IIV-9	FMAX _{ODDR}	1:2 Gearbox maximum output serial rate	1200	Mbps
	FMAX _{OSER4}	1:4 Gearbox maximum output serial rate	600	Mbps
	FMAX _{OSERx}	1:7/1:8/1:10/1:16 Gearbox maximum output serial rate	1200	Mbps

Note!

LVDS IO speed can be up to 1Gbps, but note that for 1:4 Gearbox and 1:2 Gearbox, the internal core may not reach the corresponding speed.

Table 4-18 Single-ended IO Fmax

Name	Fmax				
Ivairie	Min. Value(Mhz)				
	DriverStrength = 4mA	DriverStrength > 4mA			
LVTTL33	150	300			
LVCMOS33	150	300			
LVCMOS25	150	300			
LVCMOS18	150	300			
LVCMOS15	150	200			
LVCMOS12	150	150			

Note!

The test loading is 30pF capacitor.

DS100-2.6.2E 51(63)

4.4.5 Clock and I/O Switching Characteristics

Table 4-19 External Switching Characteristics

Name	Descri Device		-5		-6		Unit
Name	ption	Device	Min	Max	Min	Max	Offic
HCLK Tree delay	TBD	TBD	TBD	TBD	TBD	TBD	
PCLK Tree delay	TBD	TBD	TBD	TBD	TBD	TBD	
Pin-LUT-Pin Delay	TBD	TBD	TBD	TBD	TBD	TBD	
IO Buffer delay	TBD	TBD	TBD	TBD	TBD	TBD	

4.4.6 On chip Oscillator Switching Characteristics

Table 4-20 On chip Oscillator Output Frequency

Name	Description	Min.	Тур.	Max.	
f _{MAX}	On chip Oscillator	GW1N-4	99.75MHz	105MHz	110.25MHz
	Output Frequency (0 ~ +85°C)	GW1N-1/1S/2/9	118.75MHz	125MHz	131.25MHz
	On chip Oscillator	GW1N-4	94.5MHz	105MHz	115.5MHz
	Output Frequency (-40 ~ +100°C)	GW1N-1/1S/2/9	112.5MHz	125MHz	137.5MHz
t _{DT}	Clock Duty Cycle		43%	50%	57%
t _{OPJIT}	Clock Period Jitter		0.01 UIPP	0.012 UIPP	0.02 UIPP

4.4.7 PLL Switching Characteristics

Table 4-21 PLL Parameters

Name	Description	Parameter	Min.	Max.
		CLKIN	3MHZ	400MHZ
	C7/I6	PFD	3МНZ	400MHZ
	C6/I5	VCO	400MHZ	900MHZ
GW1N-1		CLKOUT	3.125MHZ	450MHZ
GVV IIN-1		CLKIN	3МНZ	320MHZ
	C5/I4	PFD	3МНZ	320MHZ
	C5/14	VCO	320MHZ	720MHZ
		CLKOUT	2.5MHZ	360MHZ
		CLKIN	3МНZ	400MHZ
GW1N-1S	C7/I6	PFD	змнz	400MHZ
GW IIV-13	C6/I5	VCO	400MHZ	1200MHZ
		CLKOUT	3.125MHZ	600MHZ

DS100-2.6.2E 52(63)

Name	Description	Parameter	Min.	Max.
		CLKIN	змнz	320MHZ
	C5/I4	PFD	змнz	320MHZ
	C3/14	VCO	320MHZ	960MHZ
		CLKOUT	2.5MHZ	480MHZ
		CLKIN	змнz	400MHZ
	C7/I6	PFD	змнz	400MHZ
	C6/I5	VCO	400MHZ	1000MHZ
GW1N-4		CLKOUT	3.125MHZ	500MHZ
GW1N-9		CLKIN	3MHZ	320MHZ
	C5/I4	PFD	змнz	320MHZ
	C3/14	VCO	320MHZ	800MHZ
		CLKOUT	2.5MHZ	400MHZ
		CLKIN	3MHZ	400MHZ
GW1N-1P5	C7/I6	PFD	3MHZ	400MHZ
GW1N-2	C6/I5	VCO	400MHZ	800MHZ
		CLKOUT	3.125MHZ ^[1]	800MHZ

Note!

[1] The min. output frequency for different channels may be different. The min. output frequency for channel A is VCO/128, which is 3.125 MHZ/2.5 MHZ; Channel B/C/D needs to be judged according to whether it is cascaded (parameter). If it is not cascaded, it is the same as channel A; if it is cascaded, it needs to be divided by 128 again.

4.5 User Flash Characteristics

4.5.1 DC Characteristics 1

$$(T_J = -40 \sim +100\,^{\circ}\text{C}, \ V_{CC} = 0.95 \sim 1.05 \text{V}, \ V_{CCX} = 1.7 \sim 3.45 \text{V}, \ V_{SS} = 0 \text{V})$$

DS100-2.6.2E 53(63)

Table 4-22 GW1N-1/ GW1N-1S User Flash DC Characteristic

Name	Description	Spec.	Linit			
ivame	Description	Min.	Normal	Max.	Unit	
Та	Environmental temperature	-40	25	85	$^{\circ}$ C	
Тј	Junction Temperature	-40	25	100	$^{\circ}$	
Ilkg	Leakage current	_	_	1	μA	
Isb	Cton dhy ourrent	-	-	3 (Ta=25)		
	Standby current	_	_	20 (Ta=85)	μA	
lcc0	Idle current	-	-	1.3	mA	
ICC: I		-	_	2 (Rmod=00)	mA	
	Read operation current	_	_	2.5 (Rmod=01)	mA	
		-	-	3 (Rmod=00)	mA	
Icc2	Page write current	-	_	2	mA	
Icc3	programming/ erasing current	-	_	3	mA	

Table 4-23 GW1N-2/4/9 User Flash DC Characteristic

Name	Param-	Max.		Unit	Wake-up	Condition	
Name	eter	V _{CC} ³	V _{CCX}	Offic	Time	Condition	
Read mode (w/l 25ns) ¹	0	2.19	0.5	mA	NA	Min. Clock period, duty cycle 100%, VIN = "1/0"	
Write mode	I _{CC1} ²	0.1	12	mA	NA		
Erase mode		0.1	12	mA	NA		
Page Erasure Mode		0.1	12	mA	NA		
Read mode static current (25-50ns)	I _{CC2}	980	25	μΑ	NA	XE=YE=SE="1",between T=Tacc and T=50ns, I/O=0mA; later than T=50ns, read mode is turned off, and I/O current is the current of standby mode.	
Standby mode	I _{SB}	5.2	20	μA	0	V _{SS} , V _{CCX} , and V _{CC}	

Note!

- [1] Means the average current, and the peak value is higher than the average one.
- [2] Calculated in different T_{new} clock periods.
 - T_{new}< T_{acc} is not allowed
 - $T_{new} = T_{acc}$
 - $T_{acc} < T_{new}$ 50ns: I_{CC1} (new) = $(I_{CC1} I_{CC2})(T_{acc}/T_{new}) + I_{CC2}$
 - T_{new} >50ns: I_{CC1} (new) = (I_{CC1} I_{CC2})(T_{acc} / T_{new}) + 50ns x I_{CC2} / T_{new} + I_{SB}

DS100-2.6.2E 54(63)

- t > 50ns, $I_{CC2} = I_{SB}$
- [3] V_{CC} must be greater than 1.08V from the zero wake-up time.

4.5.2 Timing Parameters^{[1],[5],[6]}

 $(T_J = -40 \sim +100 \,^{\circ}\text{C}, \ V_{CC} = 0.95 \sim 1.05 \text{V}, \ V_{CCX} = 1.7 \sim 3.45 \text{V}, \ V_{SS} = 0 \text{V})$

Table 4-24 GW1N-1/GW1N-1S User Flash Timing Parameters

Name	Description	Spec.	Unit		
Name	Description	Min.	Normal	Max.	Offic
Taa	Data acquisition time	_	-	38	ns
Tcy	Read cycle	43	_	_	ns
Taw	Aclk high-level time	10	-	-	ns
Tawl	Aclk low-level time	10	_	_	ns
Tas	Setup time	3	_	_	ns
Tah	Hold-up time	3	_	_	ns
Toz	Oe down to high resistance	-	_	2	ns
Toe	Oe up to Dout	-	-	2	ns
Twcy	Write cycle	40	_	_	ns
Tpw	Pw high-level time	16	_	_	ns
Tpwl	Pw low-level time	16	-	_	ns
Tpas	Page address set up time	3	-	_	ns
Tpah	Page address hold-up time	3	_	_	ns
Tds	Data set up time	16	-	-	ns
Tdh	Data hold-up time	3	-	-	ns
Ts0	Seq0 cycle	6	-	_	μs
Ts1	Seq1 cycle	15	-	_	μs
Ts2p	Set up time from Aclk to Pe rising edge	5	-	10	μs
Ts3	Seq3 cycle	5	-	10	μs
Tps3	Set up time from Pe falling edge to Aclk	60	-	-	μs
	Mode=1000 erasure time	5.7	6	6.3	ms
Тре	Mode=1100 programming time	1.9	2	2.1	ms
	Mode=11xx preprogramming time	190	200	210	us

DS100-2.6.2E 55(63)

Table 4-25 GW1N-1P5/2/4/9User Flash Timing Parameters

User Modes	Para	ameter	Name	Min.	Max.	Unit
	WC	1	T _{acc} ^[3]	-	25	ns
	TC			-	22	ns
Access time ^[2]	вс			-	21	ns
LT WC				-	21	ns
				-	25	ns
Program/Erase to	data	storage	T _{nvs}	5	-	μs
Data storage hold	time)	T _{nvh}	5	-	μs
Data storage hold	time	e (Overall erase)	T _{nvh1}	100	-	μs
Time from data sto	orag	e to program setup	T_{pgs}	10	-	μs
Program hold time	Э		T_{pgh}	20	-	ns
Write time			T _{prog}	8	16	μs
Write ready time			T _{wpr}	>0	-	ns
Erase hold time			T_{whd}	>0	-	ns
Time from control signal to write/Erase setup			T _{cps}	-10	-	ns
Time from SE to read setup			T _{as}	0.1	-	ns
SE pulse high leve	SE pulse high level time			5	-	ns
Address/data setu	Address/data setup time			20	-	ns
Address/data hold	d time	•	T _{adh}	20	-	ns
Data hold-up time		×	T _{dh}	0.5	-	ns
		WC1	T _{ah}	25	-	ns
		TC	-	22	-	ns
Read mode addre	ess	ВС	-	21	-	ns
		LT	.0	21	-	ns
		WC	-	25	-	ns
SE pulse low level time			T _{nws}	2	-	ns
Recovery time			T _{rcv}	10	-	μs
Data storage time			T _{hv} ^[4]	-	6	ms
Erasure time			T _{erase}	100	120	ms
Overall erase time			T _{me}	100	120	ms
Wake-up time from power down to standby mode			T _{wk_pd}	7	-	μs
Standby hold time	Standby hold time			100	-	ns

DS100-2.6.2E 56(63)

User Modes	Parameter	Name	Min.	Max.	Unit
V _{CC} setup time		T _{ps}	0	-	ns
V _{CCX} hold time	T _{ph}	0	-	ns	


Note!

- [1] The parameter values may change;
- [2] The values are simulation data only.
- [3] After XADR, YADR, XE, and YE are valid, T_{acc} start time is SE rising edge. DOUT is kept until the next valid read operation;
- [4]T_{hv} is the time between write and the next erasure. The same address cannot be written twice before erasure, so does the same register. This limitation is for safety;
- [5]Both the rising edge time and falling edge time for all waveform is 1ns;
- [6] TX, YADR, XE, and YE hold time need to be T_{acc} at least, and T_{acc} starts from SE rising edge.

DS100-2.6.2E 57(63)

4.5.3 Operation Timing Diagrams (GW1N-1/GW1N-1S)


Figure 4-1 Read Mode



Note!

Read operation cycle Seq=0, Addr signal contains Ra, Ca, Rmod, and Rbytesel.


Figure 4-2 Write Page Latches Mode



Note!

Write Page Latches Cycle Seq=0, Mode=0000.


Figure 4-3 Clear Page Latches Mode



Note!

The timing parameters of Setting PEP, writing to all pages, and clearing page latches are all the same. The MODE values are different.

Figure 4-4 High Level Cycle



DS100-2.6.2E 58(63)

4.5.4 Operation Timing Diagrams (GW1N-1P5/2/4/9)

Figure 4-5 User Flash Read Operation




Figure 4-6 User Flash Program Operation





Figure 4-7 User Flash Erase Operation



DS100-2.6.2E 59(63)

4.6 Configuration Interface Timing Specification

The GW1N series of FPGA products GowinCONFIG support seven configuration modes: AUTO BOOT, SSPI, MSPI, DUAL BOOT, SERIAL, CPU, and I²C Slave. For more detailed information, please refer to <u>UG290</u>, <u>Gowin FPGA Products Programming and Configuration</u> User Guide.

DS100-2.6.2E 60(63)

5 Ordering Information 5.1 Part Name


5 Ordering Information

5.1 Part Name

Note!

- GW1N-1S parts support LV only;
- For the further detailed information about the package information, please refer to 2.2 Product Resources and 2.3 Package Information.

Figure 5-1 Part Naming-ES



DS100-2.6.2E 61(63)

5 Ordering Information 5.1 Part Name

GW1N - XX X XXXXXX CX/IX **Product Series** Grade GW1N C Commercial I Industrial **Core Supply Voltage** Speed LV 1.2V 4 Slowest /5 /6 /7 Fastest UV 1.8V/2.5V/3.3V Package Type CS30 (WLCSP30, 0.4mm) (WLCSP42, 0.4mm) CS42 CS72 (WLCSP72, 0.4mm) **Logic Density** QN32 (QFN32, 0.5mm) 1/1S: 1,152 LUTs FN32 (QFN32, 0.4mm) 1P5: 1,584 LUTs QN48 (QFN48, 0.4mm) QN48F (QFN48F, 0.4mm) 2: 2,304 LUTs QN48H (QFN48H, 0.4mm) 4: 4.608 LUTs CM64 (WLCSP64, 0.5mm) 9: 8,640 LUTs CS81M (WLCSP81M, 0.4mm) QN88 (QFN88, 0.4mm) LQ100 (LQFP100, 0.5mm) LQ100X (LQFP100X, 0.5mm) LQ144 (LQFP144, 0.5mm) LQ144X (LQFP144X, 0.5mm) EQ144 (eLQFP144, 0.5mm) LQ176 (LQFP176, 0.4mm) EQ176 (eLQFP176, 0.4mm) MG100 (MBGA100, 0.5mm) MG100T (MBGA100T, 0.5mm) MG121 (MBGA121, 0.5mm) MG121X (MBGA121X, 0.5mm) MG132 (MBGA132, 0.5mm) MG132X (MBGA132X, 0.5mm) MG132H (MBGA132H, 0.5mm) MG160 (MBGA160, 0.5mm) (MBGA196, 0.5mm) MG196 **UG169** (UBGA169, 0.8mm) (UBGA256, 0.8mm) UG256 UG332 (UBGA332, 0.8mm) PG256 (PBGA256, 1.0mm)

Figure 5-2 Part Naming-Production

Note!

• The LittleBee® family devices and Arora family devices of the same speed grade have different speeds.

PG256M (PBGA256M, 1.0mm)

• Both "C" and "I" are used in GOWIN part name marking for one device. GOWIN devices are screened using industrial standards, so one same device can be used for both industrial (I) and commercial (C) applications. The maximum temperature of the industrial grade is 100 °C, and the maximum temperature of the commercial grade is 85 °C. Therefore, if the same chip meets the speed grade 7 in the commercial grade application, the speed grade is 6 in the industrial grade application.


DS100-2.6.2E 62(63)

5 Ordering Information 5.2 Package Mark

5.2 Package Mark

The device information is marked on the chip surface, as shown in Figure 5-3.

Figure 5-3 Package Mark



Note!

- [1]The first two lines in the right figure above are the "Part Number"
- [2] The Data Code is followed by a "B" for B version devices.
- [3] The Data Code is followed by a "C" for C version devices.

DS100-2.6.2E 63(63)



