

**Comparison of VHDL, Verilog  
and SystemVerilog**

**Stephen Bailey**  
Technical Marketing Engineer  
Model Technology

---

## Introduction

As the number of enhancements to various Hardware Description Languages (HDLs) has increased over the past year, so too has the complexity of determining which language is best for a particular design. Many designers and organizations are contemplating whether they should switch from one HDL to another.

This paper compares the technical characteristics of three, general-purpose HDLs:

- **VHDL (IEEE-Std 1076):** A general-purpose digital design language supported by multiple verification and synthesis (implementation) tools.
- **Verilog (IEEE-Std 1364):** A general-purpose digital design language supported by multiple verification and synthesis tools.
- **SystemVerilog:** An enhanced version of Verilog. As SystemVerilog is currently being defined by Accellera, there is not yet an IEEE standard.

## General Characteristics of the Languages

Each HDL has its own style and heredity. The following descriptions provide an overall “feel” for each language. A table at the end of the paper provides a more detailed, feature-by-feature comparison.

### VHDL

VHDL is a strongly and richly typed language. Derived from the Ada programming language, its language requirements make it more verbose than Verilog. The additional verbosity is intended to make designs self-documenting. Also, the strong typing requires additional coding to

explicitly convert from one data type to another (integer to bit-vector, for example).

The creators of VHDL emphasized semantics that were unambiguous and designs that were easily portable from one tool to the next. Hence, race conditions, as an artifact of the language and tool implementation, are not a concern for VHDL users.

Several related standards have been developed to increase the utility of the language. Any VHDL design today depends on at least IEEE-Std 1164 (std\_logic type), and many also depend on standard Numeric and Math packages as well. The development of related standards is due to another goal of VHDL’s authors: namely, to produce a general language and allow development of reusable packages to cover functionality not built into the language.

VHDL does not define any simulation control or monitoring capabilities within the language. These capabilities are tool dependent. Due to this lack of language-defined simulation control commands and also because of VHDL’s user-defined type capabilities, the VHDL community usually relies on interactive GUI environments for debugging design problems.

### Verilog

Verilog is a weakly and limited typed language. Its heritage can be traced to the C programming language and an older HDL called Hilo.

All data types in Verilog are predefined in the language. Verilog recognizes that all data types have a bit-level representation. The supported data representations (excluding strings) can be mixed freely in Verilog.

---

Simulation semantics in Verilog are more ambiguous than in VHDL. This ambiguity gives designers more flexibility in applying optimizations, but it can also (and often does) result in race conditions if careful coding guidelines are not followed. It is possible to have a design that generates different results on different vendors' tools or even on different releases of the same vendor's tool.

Unlike the creators of VHDL, Verilog's authors thought that they provided designers everything they would need in the language. The more limited scope of the language combined with the lack of packaging capabilities makes it difficult, if not impossible, to develop reusable functionality not already included in the language.

Verilog defines a set of basic simulation control capabilities (system tasks) within the language. As a result of these predefined system tasks and a lack of complex data types, Verilog users often run batch or command-line simulations and debug design problems by viewing waveforms from a simulation results database.

### **SystemVerilog**

Though the parent of SystemVerilog is clearly Verilog, the language also benefits from a proprietary Verilog extension known as Superlog and tenants of C and C++ programming languages.

SystemVerilog extends Verilog by adding a rich, user-defined type system. It also adds strong-typing capabilities, specifically in the area of user-defined types. However, the strength of the type checking in VHDL still exceeds that in SystemVerilog. And, to retain backward compatibility, SystemVerilog retains weak-typing for the built-in Verilog types.

Since SystemVerilog is a more general-purpose language than Verilog, it provides capabilities for defining and packaging reusable functionality not already included in the language.

SystemVerilog also adds capabilities targeted at testbench development, assertion-based verification, and interface abstraction and packaging.

### **Pros and Cons of Strong Typing**

The benefit of strong typing is finding bugs in a design as early in the verification process as possible. Many problems that strong typing uncover are identified during analysis/compilation of the source code. And with run-time checks enabled, more problems may be found during simulation.

The downside of strong typing is performance cost. Compilation tends to be slower as tools must perform checks on the source code. Simulation, when run-time checks are enabled, is also slower due to the checking overhead. Furthermore, designer productivity can be lower initially as the designer must write type conversion functions and insert type casts or explicitly declared conversion functions when writing code.

The \$1,000,000 question is this: do the benefits of strong typing outweigh the costs?

There isn't one right answer to the question. In general, the VHDL language designers wanted a safe language that would catch as many errors as possible early in the process. The Verilog language designers wanted a language that designers could use to write models quickly. The designers of SystemVerilog are attempting to provide the best of both worlds by offering strong typing in areas of enhancement while not significantly impacting code writing and modeling productivity.

## Language Feature Comparison

The following table presents a feature-by-feature comparison of the three HDLs. Note that the purple font color differentiates Verilog 2001 features from Verilog 1995 features.

	VHDL	Verilog (2001)	SystemVerilog
Strong typing	<b>Yes</b>	<b>No</b> <ul style="list-style-type: none"> <li>• Bit</li> <li>• bit-vector</li> <li>• wire</li> <li>• reg)</li> <li>• unsigned</li> <li>• <b>signed</b></li> <li>• integer</li> <li>• real</li> <li>• String in certain contexts only</li> </ul>	<b>Partial</b> Not strongly typed in areas backward compatible with Verilog  <b>Yes</b> Enhanced type system is strongly typed (but not as strong as VHDL)
User-defined types	<b>Yes</b>	<b>No</b>	<b>Yes</b>
Dynamic memory allocation (pointer types)	<b>Yes</b>	<b>No</b>	<b>Partial</b> Class objects can be dynamically created/destroyed, but via handles ("safe pointers")
Physical types	<b>Yes</b>	<b>No</b>	<b>No</b>
Named events	<b>No</b>	<b>Yes</b>	<b>Yes</b>
Enumerated types (FSM modeling)	<b>Yes</b>	<b>No</b>	<b>Yes</b>
Records/structs	<b>Yes</b>	<b>No</b>	<b>Yes</b>
Variant/unions	<b>No</b>	<b>No</b>	<b>Yes</b>
Associative/sparse arrays	<b>Partial</b> (But can be modeled using access types)	<b>No</b>	<b>Yes</b>
Class/inheritance	<b>No</b>	<b>No</b>	<b>Yes</b> (single inheritance)
Data packing	<b>No</b>	<b>No</b>	<b>Yes</b>
Bit (vector) / integer equivalence	<b>Partial</b> Not built-in but standard package supports	<b>Yes</b>	<b>Yes</b>
User defined signal/net resolution	<b>Yes</b>	<b>No</b>	<b>No</b>
Subprograms (procedural)	<b>Yes</b> Function & procedure always automatic	<b>Yes</b> Static and <b>automatic</b> functions and tasks	<b>Yes</b> Same as Verilog plus void functions (procedures)
Subprograms (concurrent) aka tasks	<b>Yes</b> Concurrent procedure calls	<b>Yes</b> Static tasks	<b>Yes</b> Static tasks
Methods	<b>No</b>	<b>No</b>	<b>Yes</b> (goes hand-in-hand with classes)
Separate packaging	<b>Yes</b> Packages	<b>Yes</b> Include files	<b>Yes</b> Include files

continues on pg 4

	VHDL	Verilog (2001)	SystemVerilog
Other hierarchy	<b>Yes</b> Separate entity / architecture (Interface / implementation)	<b>No</b>	<b>Yes</b> Programs, Clocking domains, Interfaces
All-read sensitivity	<b>No</b>	<b>Yes</b> @(*)	<b>Yes</b> Same as Verilog. Plus: always_comb
Reactive region processes	<b>Yes</b> Postponed processes	<b>No</b>	<b>Yes</b> Programs, Clocking domains, Final blocks
Dynamic process creation/deletion	<b>No</b>	<b>Yes</b> Fork/join. Block/task disable.	<b>Yes</b> Same as Verilog.
Conditional statements	<b>Yes</b> <ul style="list-style-type: none"> <li>If-then-else/elsif (priority)</li> <li>Case (mux)</li> <li>Selected assign (mux)</li> <li>Conditional assign (priority)</li> <li>No "don't care" matching capability</li> </ul>	<b>Yes</b> <ul style="list-style-type: none"> <li>if-else (priority)</li> <li>case (mux)</li> <li>casex (mux)</li> <li>?: (conditional used in concurrent assignments)</li> </ul>	<b>Yes</b> Same as Verilog. Adds priority and unique keywords to infer priority encoding/mux implementation
Iteration	<b>Yes</b> <ul style="list-style-type: none"> <li>Loop</li> <li>while-loop</li> <li>for-loop</li> <li>exit</li> <li>next</li> </ul> Can name the loop to exit or continue with next	<b>Yes</b> <ul style="list-style-type: none"> <li>repeat</li> <li>for</li> <li>while</li> </ul>	<b>Yes</b> Same as Verilog, Plus: <ul style="list-style-type: none"> <li>do-while</li> <li>break</li> <li>continue</li> </ul> Only closest enclosing loop can be break or continue
Operators & expressions	<b>Yes</b> All expected: <ul style="list-style-type: none"> <li>arithmetic</li> <li>logical</li> <li>bit-wise</li> <li>shift</li> <li>concatenation</li> </ul> Overloadable (polymorphism). No unary reduction. No logical scalar/vector.	<b>Yes</b> All expected: <ul style="list-style-type: none"> <li>arithmetic</li> <li>logical</li> <li>bit-wise</li> <li>shift</li> <li>concatenation</li> <li>unary reduction</li> <li>logical scalar/vector</li> <li>case (in)equality.</li> <li>conditional (?:)</li> </ul> No rotate left/right	<b>Yes</b> Same as Verilog. Plus: <ul style="list-style-type: none"> <li>wild (in)equality</li> <li>increment</li> <li>decrement</li> <li>assignment (+=, -=,  =, etc.)</li> </ul> No rotate left/right
Gate level modeling	<b>Yes</b> VITAL. Very good FPGA library support.	<b>Yes</b> Builtin primitives. UDPs. Better availability of ASIC library support	<b>Yes</b> Same as Verilog. Except, library support yet to be qualified as vendors won't assume Verilog sign-off = SystemVerilog sign-off
Interface abstraction	<b>Partial</b> Component abstracts interface from specific module. Two layer binding allows flexibility in generic/port mapping.	<b>No</b>	<b>Yes</b> Interfaces are a separate construct in language. Supports multiple abstraction level and eases interface reuse. Can reduce coding.

	VHDL	Verilog (2001)	SystemVerilog
Configuration & Binding	<b>Yes</b> Control of instance or component binding to entity. Incremental (re)binding of generics and ports.	<b>Partial</b> <b>Control of module to instance binding.</b>	<b>Partial</b> Same as Verilog.
Conditional & iterative generation	<b>Yes</b> <ul style="list-style-type: none"> <li>• If (conditional)</li> <li>• For (iterative)</li> </ul>	<b>Yes</b> <ul style="list-style-type: none"> <li>• If</li> <li>• if-else (mutually exclusive)</li> <li>• case</li> <li>• for</li> </ul>	<b>Yes</b> Same as Verilog.
Attributes	<b>Yes</b> Attributes are typed. Attribute values can be specified. Attribute values can be referenced. Anything labeled with a name can be attributed.  Groups allow attributes to relate two or more named entities in the design.	<b>Partial</b> <b>Not-typed.</b> <b>Can be placed virtually anywhere.</b> <b>What is attributed is determined by lexical proximity.</b> <b>Attribute values cannot be referenced.</b>	<b>Partial</b> Same as Verilog.
Verification targeted capabilities	<b>Partial</b> <ul style="list-style-type: none"> <li>• Access types</li> <li>• Recursive subprograms</li> <li>• Extensive File I/O</li> <li>• Postponed processes</li> <li>• Standard package for random number generation</li> </ul>	Limited <ul style="list-style-type: none"> <li>• File I/O</li> <li>• Random number generation</li> <li>• Recursive subprograms</li> <li>• Fork/join</li> </ul>	<b>Yes</b> Same as Verilog. Plus: <ul style="list-style-type: none"> <li>• Random and constrained random value generation</li> <li>• Programs</li> <li>• Clocking domains</li> <li>• Associative arrays</li> <li>• Semaphores</li> <li>• Mailboxes</li> <li>• Classes</li> </ul>
Assertions	<b>Partial</b> <ul style="list-style-type: none"> <li>• Combinatorial (Boolean) assertions</li> <li>• User-defined severity and message control</li> </ul>	<b>No</b>	<b>Yes</b> <ul style="list-style-type: none"> <li>• Combinatorial and sequential (concurrent) assertions.</li> <li>• Sequence (temporal) expression.</li> <li>• Sequence-local variables.</li> <li>• User-defined severity and message control.</li> <li>• API extensions for assertions and coverage information for assertions</li> </ul>
Foreign interfaces	Limited <ul style="list-style-type: none"> <li>• Standard 'Foreign attribute</li> <li>• VhPI defined, but not yet standardized</li> </ul>	<b>Yes</b> Standard C API (tf, acc, vpi)	<b>Yes</b> Same as Verilog. Plus: <ul style="list-style-type: none"> <li>• Extensions to API for assertions and coverage</li> <li>• Direct C language interface</li> </ul>

---

## Summary

With all of the recent publicity surrounding languages and standards, many people are wondering where to go next. The answer to this question will vary greatly by designer and organization. In addition to the language feature comparison above, here are some final points to consider:

- SystemVerilog is an emerging standard that is still evolving. With a compelling set of features, SystemVerilog is the likely migration path for current Verilog users. However, widespread tool support won't be available until the specification stabilizes.
- For VHDL users, many of the SystemVerilog and Verilog 2001 enhancements are already available in the VHDL language. There is also a new VHDL enhancement effort underway that will add testbench and expanded assertions capabilities to the language (the two areas where SystemVerilog will provide value over VHDL 2002). Considering the cost in changing processes and tools and the investment required in training, moving away from VHDL would have to be very carefully considered.

**For more information, call us or visit: [www.model.com](http://www.model.com)**

Copyright © 2003 Mentor Graphics Corporation. This document contains information that is proprietary to Mentor Graphics Corporation and may be duplicated in whole or in part by the original recipient for internal business purposed only, provided that this entire notice appears in all copies. In accepting this document, the recipient agrees to make every reasonable effort to prevent the unauthorized use of this information. Mentor Graphics is a registered trademark of Mentor Graphics Corporation. All other trademarks are the property of their respective owners.

---

**Model Technology**

A MENTOR GRAPHICS COMPANY

Corporate Headquarters  
Model Technology  
8005 S.W. Boeckman Road  
Wilsonville, Oregon 97070 USA  
Phone: 503-685-0824

**Mentor  
Graphics®**

Corporate Headquarters  
Mentor Graphics Corporation  
8005 S.W. Boeckman Road  
Wilsonville, Oregon 97070 USA  
Phone: 503-685-7000

**Click below to find more**

**[Mipaper at www.lcis.com.tw](http://www.lcis.com.tw)**

**[Mipaper at www.lcis.com.tw](http://www.lcis.com.tw)**